EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 204

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
6–32
OCT Calibration
Table 6–10. OCT Calibration Block Counts and Placement in Stratix IV Devices (1A through 4C) (Part 1 of 2)
Stratix IV Device Handbook Volume 1
EP4SE230
EP4SE360
EP4SE530
EP4SE820
EP4SGX70
EP4SGX110
EP4SGX180
EP4SGX230
Device
OCT Calibration Block Location
1
Stratix IV devices support calibrated on-chip series termination (R
on-chip parallel termination (R
bank with any of the OCT calibration blocks available in the device provided the
V
I/O bank with the calibration block and its associated RUP and RDN pins.
Table 6–10
devices. For both tables, the following legend applies:
Table 6–10
blocks.
Table 6–10
1152
1152
1517
1760
1152
1517
1760
1152
1152
1517
1152
1517
780
780
780
780
780
780
Pin
CCIO
“v” indicates I/O banks with OCT calibration block
”X” indicates I/O banks without OCT calibration block
“—” indicates I/O banks that are not available in the device
of the I/O bank with the pins using calibrated OCT matches the V
OCT Blocks
Number of
and
and
lists the OCT calibration blocks in Banks 1A through 4C.
10
10
10
10
8
8
8
8
8
8
8
8
8
8
8
8
8
8
Table 6–11
Table 6–11
1A
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
list the location of OCT calibration blocks in Stratix IV
do not show transceiver banks and transceiver calibration
1B
X
X
X
X
T
) on all I/O pins. You can calibrate the device’s I/O
1C
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
2A
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
2B
X
X
X
X
2C
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
Bank
Chapter 6: I/O Features in Stratix IV Devices
3A
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
3B
X
X
X
X
X
X
X
X
X
X
X
February 2011 Altera Corporation
3C
v
v
v
v
X
X
X
X
X
X
X
X
X
X
X
X
X
X
S
) and calibrated
4A
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
v
CCIO
OCT Calibration
4B
of the
X
X
X
X
X
X
X
X
X
X
X
4C
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X

Related parts for EP4SE530H40I3