EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 798

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
3–44
Stratix IV Device Handbook Volume 2: Transceivers
Combination Requirements When You Use Multiple TX PLLs
Table 3–19
Instance 2 when you compile the design.
Table 3–19. Assignment for the GXB TX PLL Reconfiguration Group for Instance 2
Key Observations
This scenario describes transceiver configurations that have the use additional
CMU/ATX Transmitter PLLs from outside the transceiver block option in the
reconfig screen enabled.
If you create a transceiver instance using the above option and would like to share the
CMU PLLs or ATX PLL with other instances, ensure that you have met the following
requirements:
To
Assignment Name
Value
The Main PLL in Instance 1 is configured for GIGE data rates because this is the
data rate that you intend to run the first instance.
The main PLL in Instance 2 is configured for SONET OC48 data rates because this
is the data rate that you intend to run the second channel.
Note that the PLL logical reference index values for similar PLLs in Instance 1 and
Instance 2 are the same.
The GXB TX PLL Reconfiguration group setting value for tx_dataout of
Instance 1 and Instance 2 are the same.
Select the use additional CMU/ATX Transmitter PLLs from outside the
transceiver block option in other instances.
1
The PLL logical reference index value of the similar PLLs that you intend to
combine must be the same in all the instances considered.
1
Assignment
The number of additional PLLs selected (in the How many additional PLLs
are used option) can be different between instances.
Similar PLLs are the ones that have the same data rate, input clock
frequency, and bandwidth setting.
lists the assignment for the GXB TX PLL Reconfiguration group for
tx_dataout_instance2[1]
You can use any one of the channel port names within this Instance for
this assignment.
GXB TX PLL Reconfiguration group setting
6
Chapter 3: Configuring Multiple Protocols and Data Rates in Stratix IV Devices
Combination Requirements When You Enable Channel Reconfiguration
Setting
February 2011 Altera Corporation

Related parts for EP4SE530H40I3