EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 545
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 545 of 1154
- Download datasheet (32Mb)
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
Figure 1–88. CMU0 Channel with the CMU0 PLL and CMU0 Clock Divider
Notes to
(1) To provide clocks for its PMA and PCS blocks in non-bonded functional modes (for example, GIGE functional mode), the transmitter channel uses
(2) Used in XAUI, Basic ×4, and PCIe ×4 functional modes. In PCIe ×8 functional mode, only the CMU0 channel of the master transceiver block provides
February 2011 Altera Corporation
the transmitter local clock divider to divide this high-speed clock output.
clock output to all eight transceiver channels configured in PCIe functional mode.
Figure
PLL Cascade Clock
Global Clock Line
Dedicated refclk0
Dedicated refclk1
ITB Clock Lines
pll_powerdown
pll_powerdown
1–88:
1
pll_locked
6
The following sections describe the CMU channel building blocks.
Configuring CMU Channels for Clock Generation
Each CMU channel has a CMU PLL that generates high-speed serial transceiver
clocks when the CMU channel is configured as a CMU. The CMU0 clock divider block
also generates the low-speed parallel transceiver clock for ×4, ×8, and ×N bonded
mode configurations such as XAUI, Basic ×4, Basic ×8, and Basic (PMA-Direct) ×N.
The CMU0 channel has additional capabilities to support bonded protocol functional
modes such as Basic ×4, XAUI, and PCIe. Use the ALTGX MegaWizard Plug-In
Manager to select these functional modes (to enable Basic ×4 functional mode, select
the ×4 option in Basic mode). For more information, refer to
page
For Stratix IV GT devices, you can use the CMU PLL to generate transceiver clocks at
data rates between 600 Mbps and 11.3 Gbps.
CMU0 Channel
The CMU0 channel, shown in
■
■
CMU0 PLL (refer to
CMU0 clock divider (refer to
1–110.
reference clock
CMU0 PLL
(to PCIe rate switch controller block in the CCU)
(to PCIe rate switch controller block in the CCU)
input
PCIE_gen2switch_done
PCIE_gen2switch
CMU0 PLL
“CMU0 Clock Divider” on page
Figure
“CMU Clock Divider” on page
High-Speed
High-Speed Clock
CMU0 PLL
Clock (1)
CMU1 PLL
1–88, contains the following blocks:
CMU0 Clock
Divider
CMU0 Channel
Stratix IV Device Handbook Volume 2: Transceivers
1–103)
High-Speed Serial Clock
for Bonded Modes (2)
Low-Speed Parallel Clock
for Bonded Modes
“Functional Modes” on
1–108)
1–101
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: