EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 791

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
Chapter 3: Configuring Multiple Protocols and Data Rates in Stratix IV Devices
Combining Transceiver Channels in Basic (PMA Direct) Configurations
Table 3–12. Combining Basic (PMA Direct) ×N Configuration with Non-Basic (PMA Direct) Configuration Using CMU PLL
for Example 9
February 2011 Altera Corporation
inst0
inst1
Instance Name
User Defined
Number of Channels
Key Observations
Combining Channels Configured in Basic (PMA Direct) ×N Configuration with Non-Basic
(PMA Direct) Configurations
The Quartus II software only allows a combination of a transceiver channel instances
configured in Basic (PMA Direct) ×N mode with instances in non-Basic (PMA Direct)
configurations; for example, GIGE and SDI.
Consider the example design listed in
combining a Basic (PMA Direct) ×N configuration with a non-Basic (PMA Direct)
configuration using a CMU PLL.
Note that channel 5 in inst0 is placed in transceiver block 1 and receives the
high-speed clock through the ×N_Top clock line.
Some of the channels in transceiver block 1 receive their high-speed clock from the
×N_Bottom clock line. Because the ×N_Top and ×N_Bottom lines are separate, this
scenario is allowed. To understand the clock multiplexer on the ×N clock lines,
refer to
Example 9
9
1
Figure 3–18 on page
Effective Data Rate (Gbps)
1.25
1.5
3–34.
Table 3–12
Configuration
Receiver and
Receiver and
Stratix IV Device Handbook Volume 2: Transceivers
Transmitter
Transmitter
for the two instances when
Basic (PMA Direct) ×N
Functional Mode
GIGE
3–37

Related parts for EP4SE530H40I3