EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 812

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
4–6
Table 4–5. Reset and Power-Down Sequences for Bonded Channel Configurations
Stratix IV Device Handbook Volume 2: Transceivers
Transmitter Only
Receiver and Transmitter
Receiver and Transmitter
Receiver and Transmitter
Receiver and Transmitter
Channel Set Up
All Supported Functional Modes Except PCIe Functional Mode
1
This section describes reset sequences for transceiver channels in bonded and
non-bonded configurations. Timing diagrams of some typical configurations are
shown to facilitate proper reset sequence implementation. In these functional modes,
you can set the receiver CDR either in automatic lock or manual lock mode.
In manual lock mode, the receiver CDR locks to the reference clock (lock-to-reference)
or the incoming serial data (lock-to-data), depending on the logic levels on the
rx_locktorefclk and rx_locktodata signals. With the receiver CDR in manual lock
mode, you can either configure the transceiver channels in the Stratix IV device in a
non-bonded configuration or a bonded configuration. In a bonded configuration, for
example in XAUI mode, four channels are bonded together.
Table 4–4
modes for the rx_locktorefclk and rx_locktodata signals.
Table 4–4. Lock-To-Reference and Lock-To-Data Modes
Bonded Channel Configuration
In a bonded channel configuration, you can reset all the bonded channels
simultaneously. Examples of bonded channel configurations are XAUI, PCIe, and
Basic ×4 functional modes. In Basic ×4 functional mode, you can bond Transmitter
Only channels together.
In XAUI mode, the receiver and transmitter channels are bonded. Each of the receiver
channels in this mode has its own output status signals, rx_pll_locked and
rx_freqlocked. You must consider the timing of these signals in the reset sequence.
Table 4–5
the stated functional modes.
rx_locktorefclk
Basic ×4
Automatic lock mode for XAUI
functional mode
Manual lock mode for XAUI functional
mode
Automatic lock mode for Basic ×8
functional mode
Manual lock mode for Basic ×8
functional mode
lists the lock-to-reference (LTR) and lock-to-data (LTD) controller lock
lists the reset and power-down sequences for bonded configurations under
1
0
Receiver CDR Mode
rx_locktodata
0
1
0
Chapter 4: Reset Control and Power Down in Stratix IV Devices
“Transmitter Only Channel” on page 4–7
“Receiver and Transmitter Channel—Receiver
CDR in Automatic Lock Mode” on page 4–8
“Receiver and Transmitter Channel—Receiver
CDR in Manual Lock Mode” on page 4–10
“Receiver and Transmitter Channel—Receiver
CDR in Automatic Lock Mode” on page 4–12
“Receiver and Transmitter Channel—Receiver
CDR in Manual Lock Mode” on page 4–14
LTR/LTD Controller Lock Mode
Automatic Lock Mode
Manual, LTR Mode
Manual, LTD Mode
Refer to
February 2011 Altera Corporation
Transceiver Reset Sequences

Related parts for EP4SE530H40I3