EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 992
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 992 of 1154
- Download datasheet (32Mb)
1–34
Table 1–9. MegaWizard Plug-In Manager Options (Clocking/Interface Screen) (Part 2 of 2)
Protocol Settings
Table 1–10. Protocol Settings
Stratix IV Device Handbook Volume 3
How should the transmitters
be clocked?
Create an 'rx_revbitorderwa'
input port to use receiver
enable bit reversal
Check a control box to use
the corresponding control
port.
Basic
Deterministic Latency
SDI
Serial RapidIO
ALTGX Setting
Protocols
1
This section describes the various screens available to set up the PCS blocks of the
Stratix IV transceiver.
Protocol Settings are not available for Basic (PMA Direct) functional mode.
Based on the protocol you select in the General screen of Parameter Settings, the
screens listed in
The following sections describe these screens and the available settings for each of
them.
Select one of the following available options:
■
■
This optional input port allows you to dynamically reverse the
bit order at the output of the receiver word aligner.
You can select various control and status signals depending
on what protocol(s) you intend to dynamically reconfigure
the transceiver channel to.
√ (Serial RapidIO/8B10B)
√ (Det. Latency/8B10B)
Share a single transmitter core clock between
transmitters
Use the respective channel transmitter core clocks
√ (Basic/8B10B)
√ (SDI/8B10B)
8B/10B
Table 1–10
become available.
Description
Protocol Settings Screens
Chapter 1: ALTGX Transceiver Setup Guide for Stratix IV Devices
Word Aligner
√
√
√
√
Rate match/Byte order
February 2011 Altera Corporation
“Clocking/Interface
Options” section in the
Dynamic Reconfiguration in
Stratix IV Devices
“Word Aligner” section in
the
in Stratix IV Devices
chapter.
“FPGA Fabric-Transceiver
Channel Interface
Selection” section in the
Dynamic Reconfiguration in
Stratix IV Devices
Transceiver Architecture
Reference
—
—
√
√
Protocol Settings
chapter.
chapter.
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: