EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 472
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 472 of 1154
- Download datasheet (32Mb)
1–28
Stratix IV Device Handbook Volume 2: Transceivers
Table 1–11
Table 1–11. tx_forcedisp and tx_dispval Port Values
Figure 1–24
mode by forcing a positive disparity K28.5 when it was supposed to be a negative
disparity K28.5. In this example, a series of K28.5 code groups are continuously being
sent. The stream alternates between a positive running disparity (RD+) K28.5 and a
negative running disparity (RD-) K28.5 to maintain a neutral overall disparity. The
current running disparity at time n + 3 indicates that the K28.5 in time n + 4 should be
encoded with a negative disparity. Because tx_forcedisp is high at time n + 4, and
tx_dispval is low, the K28.5 at time n + 4 is encoded as a positive disparity code
group.
Figure 1–24. 8B/10B Encoder Force Running Disparity Operation in Single-Width Mode
Figure 1–25
mode by forcing a positive disparity on a negative disparity K28.5. In this example, a
series of K28.5 are continuously being sent. The stream alternates between a positive
ending running disparity (RD+) K28.5 and a negative ending running disparity (RD-)
K28.5 as governed by the 8B/10B encoder specification to maintain a neutral overall
disparity. The current running disparity at the end of time n + 2 indicates that the
K28.5 at the low byte position in time n + 4 should be encoded with a positive
disparity. Because tx_forcedisp is high at time n + 4, the low signal level of
tx_dispval is used to convert the lower byte K28.5 to be encoded as a positive
disparity code word. As the upper bit of tx_forcedisp is low at n + 4, the high byte
K28.5 takes the current running disparity from the low byte.
tx_forcedisp
Current Running
Disparity
tx_ctrlenable
tx_forcedisp
dataout[9:0]
0
1
1
tx_dispval
lists the tx_forcedisp and tx_dispval port values.
tx_in[7:0]
shows the current running disparity being altered in Basic single-width
shows the current running disparity being altered in Basic double-width
clock
17C
BC
RD-
n
tx_dispval
X
0
1
n + 1
283
RD+
BC
n + 2
17C
BC
RD-
Current running disparity has no change
Encoded data has positive disparity
Encoded data has negative disparity
Chapter 1: Transceiver Architecture in Stratix IV Devices
n + 3
RD+
283
BC
n + 4
283
BC
RD+
Disparity Value
n + 5
17C
RD-
BC
February 2011 Altera Corporation
Transceiver Block Architecture
n + 6
RD+
283
BC
n + 7
RD-
17C
BC
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: