EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 608

no-image

EP4SE530H40I3

Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H40I3

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Part Number:
EP4SE530H40I3
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
Part Number:
EP4SE530H40I3N
0
1–164
Figure 1–130. Rate Match Insertion in XAUI Mode
Stratix IV Device Handbook Volume 2: Transceivers
rx_rmfifodatainserted
datain[3]
datain[2]
datain[1]
datain[0]
dataout[3]
dataout[2]
dataout[1]
dataout[0]
Figure 1–130
columns are required to be inserted.
For more information, refer to
page
GIGE Mode
IEEE 802.3 defines the 1000 Base-X PHY as an intermediate, or transition, layer that
interfaces various physical media with the media access control (MAC) in a gigabit
ethernet system. It shields the MAC layer from the specific nature of the underlying
medium. The 1000 Base-X PHY is divided into three sub-layers:
The PCS sublayer interfaces with the MAC through the gigabit medium independent
interface (GMII). The 1000 Base-X PHY defines a physical interface data rate of
1 Gbps.
Physical coding sublayer
Physical media attachment
Physical medium dependent (PMD)
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
1–77.
shows an example of rate match insertion in the case where two ||R||
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.3
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
K28.5
“Rate Match (Clock Rate Compensation) FIFO” on
First ||R||
Column
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
Chapter 1: Transceiver Architecture in Stratix IV Devices
K28.5
K28.5
K28.5
K28.5
K28.0
K28.0
K28.0
K28.0
Second ||R||
Column
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
K28.0
February 2011 Altera Corporation
K28.5
K28.5
K28.5
K28.5
Transceiver Block Architecture
K28.0
K28.0
K28.0
K28.0

Related parts for EP4SE530H40I3