EP4SE530H40I3 Altera, EP4SE530H40I3 Datasheet - Page 552
EP4SE530H40I3
Manufacturer Part Number
EP4SE530H40I3
Description
IC STRATIX IV FPGA 530K 1517HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H40I3
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
976
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
1517-HBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H40I3
Manufacturer:
ALTERA
Quantity:
325
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
SHARP
Quantity:
1 200
Company:
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA
Quantity:
490
Part Number:
EP4SE530H40I3N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 552 of 1154
- Download datasheet (32Mb)
1–108
Table 1–39. Transmit and Receive Serial Pins (Part 2 of 2)
Stratix IV Device Handbook Volume 2: Transceivers
GXB_TX_[L,R][1,3,5,7]P
Notes to
(1) These indexes are for the Stratix IV GX and GT device with the maximum number of transceiver blocks. For exact information about how many
(2) Pins 0,2,4,6 are hardwired to CMU channel0 in the corresponding transceiver blocks.
(3) Pins 1,3,5,7 are hardwired to CMU channel1 in the corresponding transceiver blocks.
of these pins are available for a specific device family, refer to the
Table
1–39:
f
1
Pins
Interpret the pins column as follows:
The receiver serial input pins are hardwired to their corresponding CMU channels.
For more information, refer to the notes to
Serializer and Deserializer
The serializer and deserializer convert the serial-to-parallel data on the transmitter
and receiver side, respectively. The ALTGX MegaWizard Plug-In Manager provides
the Basic (PMA Direct) functional mode (with a none and ×N option) to configure a
transceiver channel to enable the transmitter serializer and receiver deserializer. To
configure a CMU channel as a transceiver channel, you must use this functional
mode.
The input data width options to serializer/from deserializer for a channel configured
in this mode are 8, 10, 16, and 20.
To understand the maximum FPGA fabric-transceiver interface clock frequency
limits, refer to the “Transmitter Channel Datapath Clocking” section in the
Clocking in Stratix IV Devices
CMU Clock Divider
When you configure a CMU channel in Basic (PMA Direct) ×1 mode, the CMU clock
divider divides the high-speed clock from the other CMU channel (used as a clock
generation unit) within the same transceiver block and provides the high-speed serial
clock and low-speed parallel clocks to the transmitter side of the CMU channel. The
CMU clock divider can divide the high-speed clock by /1, /2, and /4.
(1)
(3)
For pins REFCLK_[L,R][0,2,4,6]P and GXB_CMURX_[L_R][0,2,4,6], the “L, R”
indicates the left and right side and the “0, 2, 4, 6” indicates the different pins.
For example, a pin on the left side with index 0 is named: REFCLK_L0P,
GXB_CMURX_L0P.
When a CMU Channel is Configured
Transmit serial output for CMU
chapter.
as a Transceiver Channel
Stratix IV Device Family Overview
Channel1
Table
Chapter 1: Transceiver Architecture in Stratix IV Devices
1–39.
chapter.
February 2011 Altera Corporation
When a CMU Channel is
Configured for Clock
Not available for use
Transceiver Block Architecture
Generation
Transceiver
Related parts for EP4SE530H40I3
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: