M3087BFLBGP#U5 Renesas Electronics America, M3087BFLBGP#U5 Datasheet - Page 291

IC M32C/87 MCU FLASH 144LQFP

M3087BFLBGP#U5

Manufacturer Part Number
M3087BFLBGP#U5
Description
IC M32C/87 MCU FLASH 144LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M32C/80r
Datasheet

Specifications of M3087BFLBGP#U5

Core Processor
M32C/80
Core Size
16/32-Bit
Speed
32MHz
Connectivity
EBI/EMI, I²C, IEBus, IrDA, SIO, UART/USART
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
121
Program Memory Size
1MB (1M x 8)
Program Memory Type
FLASH
Ram Size
48K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 34x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
144-LQFP
For Use With
R0K330879S001BE - KIT DEV RSK M32C/87R0K330879S000BE - KIT DEV RSK M32C/87
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M3087BFLBGP#U5M3087BFLBGP
Manufacturer:
MITSUBISHI
Quantity:
885
Company:
Part Number:
M3087BFLBGP#U5M3087BFLBGP
Manufacturer:
RENESAS
Quantity:
1 000
Company:
Part Number:
M3087BFLBGP#U5M3087BFLBGP U5B
Manufacturer:
RENESAS
Quantity:
100
Company:
Part Number:
M3087BFLBGP#U5M3087BFLBGP#U3
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M3087BFLBGP#U5
Manufacturer:
Renesas
Quantity:
138
M32C/87 Group (M32C/87, M32C/87A, M32C/87B)
REJ09B0180-0151 Rev.1.51 Jul 31, 2008
Page 267 of 587
Figure 17.34
Figure 17.35
17.1.6.1 Parity Error Signal Output Function
complete flag
When the UiERE bit in the UiC1 register (i = 0 to 4) is set to 1 (error signal output), the parity error signal
output is enabled. The parity error signal is output when a parity error is detected upon receiving data, and an
“L” signal is output from the TXDi pin in the timing shown in Figure 17.35. If the UiRB register is read while a
parity error signal is output, the PER bit in the UiRB register is set to 0 (no parity error) and the TXDi pin level
becomes back to “H”.
To determine whether the parity error signal is output or not, read the port that shares a pin with the RXDi pin in
the transmission complete interrupt routine.
operation
The above applies under direct format conditions:
Receive
- UiMR register: PRY bit = 1 (even parity)
- UiC0 register: UFORM bit = 0 (LSB first)
- UiC1 register: UiLCH bit = 0 (not inverted)
RXDi
TXDi
NOTE:
i = 0 to 4
1. Connect the TXDi and RXDi pins and pull up these pins.
SIM Interface Connection
Parity Error Signal Output Timing
"H"
"L"
"H"
"L"
1
0
MCU
ST
TXDi
RXDi
D0
D1
D2
D3
Hi-Z
D4
D5
17. Serial Interfaces (UART0 to UART4)
SIM card
D6
D7
P
SP
i = 0 to 4
ST: Start bit
P: Even parity bit
SP: Stop bit

Related parts for M3087BFLBGP#U5