R8A77800ANBGAV Renesas Electronics America, R8A77800ANBGAV Datasheet - Page 119

• Manufacturer Part Number: R8A77800ANBGAV
• Description: IC SUPERH MPU ROMLESS 449-BGA
• Manufacturer: Renesas Electronics America
• Series: SuperH® SH7780r

Specifications of R8A77800ANBGAV

• Core Processor: SH-4A
• Core Size: 32-Bit
• Speed: 400MHz
• Connectivity: Audio Codec, MMC, Serial Sound, SCI, SIO, SPI, SSI
• Peripherals: DMA, POR, WDT
• Number Of I /o: 75
• Program Memory Type: ROMless
• Ram Size: 16K x 8
• Voltage - Supply (vcc/vdd): 1.15 V ~ 1.35 V
• Oscillator Type: External
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 449-BGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Program Memory Size: -
• Data Converters: -

Instruction
NOP
OCBI
OCBP
OCBWB
PREF
PREFI
RTE
SETS
SETT
SLEEP
STC
STC
STC
STC
STC
STC
STC
STC
STC.L
STC.L
STC.L
STC.L
STC.L
STC.L
STC.L
STC.L
STS
STS
@Rn
@Rn
@Rn
@Rn
@Rn
SR,Rn
GBR,Rn
VBR,Rn
SSR,Rn
SPC,Rn
SGR,Rn
DBR,Rn
Rm_BANK,Rn
SR,@-Rn
GBR,@-Rn
VBR,@-Rn
SSR,@-Rn
SPC,@-Rn
SGR,@-Rn
DBR,@-Rn
Rm_BANK,@-Rn Rn – 4 → Rn,
MACH,Rn
MACL,Rn
Operation
No operation
Invalidates operand cache
block
Writes back and invalidates
operand cache block
Writes back operand cache
block
(Rn) → operand cache
Reads 32-byte instruction
block into instruction cache
Delayed branch, SSR/SPC →
SR/PC
1 → S
1 → T
Sleep
SR → Rn
GBR → Rn
VBR → Rn
SSR → Rn
SPC → Rn
SGR → Rn
DBR → Rn
Rm_BANK → Rn
(m = 0 to 7)
Rn – 4 → Rn, SR → (Rn)
Rn – 4 → Rn, GBR → (Rn)
Rn – 4 → Rn, VBR → (Rn)
Rn – 4 → Rn, SSR → (Rn)
Rn – 4 → Rn, SPC → (Rn)
Rn – 4 → Rn, SGR → (Rn)
Rn – 4 → Rn, DBR → (Rn)
Rm_BANK → (Rn)
(m = 0 to 7)
MACH → Rn
MACL → Rn
Instruction Code
0000000000001001 —
0000nnnn10010011 —
0000nnnn10100011 —
0000nnnn10110011 —
0000nnnn10000011 —
0000nnnn11010011 
0000000000101011 Privileged —
0000000001011000 —
0000000000011000 —
0000000000011011 Privileged —
0000nnnn00000010 Privileged —
0000nnnn00010010 —
0000nnnn00100010 Privileged —
0000nnnn00110010 Privileged —
0000nnnn01000010 Privileged —
0000nnnn00111010 Privileged —
0000nnnn11111010 Privileged —
0000nnnn1mmm0010 Privileged —
0100nnnn00000011 Privileged —
0100nnnn00010011 —
0100nnnn00100011 Privileged —
0100nnnn00110011 Privileged —
0100nnnn01000011 Privileged —
0100nnnn00110010 Privileged —
0100nnnn11110010 Privileged —
0100nnnn1mmm0011 Privileged —
0000nnnn00001010 —
0000nnnn00011010 —
Rev.1.00 Dec. 13, 2005 Page 67 of 1286
Section 3 Instruction Set
Privileged T Bit
REJ09B0158-0100
—
—
—
—
—

—
1
—
—
—
—
New
—
—
—
—
—
New
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—