PM5381-BI PMC-Sierra, Inc., PM5381-BI Datasheet - Page 27

• Manufacturer Part Number: PM5381-BI
• Description: ATM UNI, Single Channel ATM PHY Interface for 2488.32Mbps
• Manufacturer: PMC-Sierra, Inc.

Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2000489, Issue 4
Figure 34 S/UNI-2488 Tx Termination Scheme #1....................................................... 550
Figure 35 S/UNI-2488 Tx Termination Scheme #2....................................................... 550
Figure 36 S/UNI-2488 Rx Termination Scheme ........................................................... 551
Figure 37 Incoming APS Serial TelecomBus Timing.................................................... 552
Figure 38 Outgoing APS Serial TelecomBus Timing.................................................... 553
Figure 39 Transmit UTOPIA Level 3 System Interface Timing for Single PHY ............ 554
Figure 40 Receive UTOPIA Level 3 System Interface Timing for Single PHY ............. 555
Figure 41 Transmit POS-PHY Level 3 System Interface Timing .................................. 556
Figure 42 Receive POS-PHY Level 3 System Interface Timing ................................... 557
Figure 43 RTOH Output Timing .................................................................................... 557
Figure 44 RTOH and ROHFP Output Timing ............................................................... 558
Figure 45 TTOH and TTOHEN Input Timing ................................................................ 558
Figure 46 TTOH and TOHFP Input Timing ................................................................... 559
Figure 47 RPOH Output Timing.................................................................................... 560
Figure 48 TPOH Input Timing ....................................................................................... 561
Figure 49 RALM and ROHFP Output Timing................................................................ 561
Figure 50 Optimal OC48 Analog Power Supply Filters................................................. 566
Figure 51 Backwards Compatible OC48 Analog Power Supply Filters ........................ 568
Figure 52 APS Interface LVDS Analog Power Supply Filters....................................... 569
Figure 53 Intel Microprocessor Interface Read Timing................................................. 572
Figure 54 Intel Microprocessor Interface Write Timing ................................................. 574
Figure 55 Reset pulse width ......................................................................................... 575
Figure 56 Receive System Interface Timing Diagram .................................................. 576
Figure 57 Transmit System Interface Timing ................................................................ 577
Figure 58 SONET/SDH Receive Overhead Interface Timing ....................................... 579
Figure 59 SONET/SDH Transmit Overhead Interface Timing ...................................... 579
Figure 60 APS Port Interface Timing ............................................................................ 580
Figure 61 JTAG Port Interface Timing .......................................................................... 582
S/UNI-2488 Telecom Standard Product Datasheet
Released
27