PM5381-BI PMC-Sierra, Inc., PM5381-BI Datasheet - Page 484
PM5381-BI
Manufacturer Part Number
PM5381-BI
Description
ATM UNI, Single Channel ATM PHY Interface for 2488.32Mbps
Manufacturer
PMC-Sierra, Inc.
Datasheet
1.PM5381-BI.pdf
(586 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- Current page: 484 of 586
- Download datasheet (3Mb)
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use
Document ID: PMC-2000489, Issue 4
ERROR
CHANGEI
ERRORI
The delay line error register bit (ERROR) indicates the DLL has run out of dynamic range.
When the DLL attempts to move beyond the end of the delay line, ERROR is set high. When
ERROR is high, the DLL cannot generate a DLLCLK phase which causes the rising edge of
the feedback clock to be aligned to the rising edge of TFCLK. ERROR is set low, when the
DLL captures lock again.
ERROR is forced low when the OVERRIDE register is set high or when the VERN_EN
register is set high.
The delay line tap change event register bit (CHANGEI) indicates the CHANGE register bit
has changed value. When the CHANGE register changes from a logic zero to a logic one, the
CHANGEI register bit is set to logic one.
When WCIMODE is low, the CHANGEI register bit is cleared immediately after it is read,
thus acknowledging the event has been recorded. When WCIMODE is high, the CHANGEI
register bit is cleared immediately after a logic one is written to the CHANGEI register, thus
acknowledging the event has been recorded.
This bit is not used in normal operation.
The delay line error event register bit (ERRORI) indicates the ERROR register bit has gone
high. When the ERROR register changes from a logic zero to a logic one, the ERRORI
register bit is set to logic one. If the ERRORE interrupt enable is high, the INT output is also
asserted when ERRORI asserts.
When WCIMODE is low, the ERRORI register bit is cleared immediately after it is read, thus
acknowledging the event has been recorded. When WCIMODE is high, the ERRORI register
bit is cleared immediately after a logic one is written to the ERRORI register, thus
acknowledging the event has been recorded.
S/UNI-2488 Telecom Standard Product Datasheet
Released
484
Related parts for PM5381-BI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Saturn user network interface for 2488 Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
2 Megabit (256K x 8) 5.0 Volt-only CMOS Flash Memory
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Multi-rate Telecom Backplane SERDES for 2.5Gbit/s Interconnect
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
processor, Spectra-9953 Device Driver
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Ethernet, 8 Channel 10/100 Ethernet over SONET/SDH Mapping Device
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Single Chip ADM for 622 & 155Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Single Chip ADM for 622 & 155Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, Multi-rate SATURN User Network Interface for 2x622 and 4x155
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR
Manufacturer:
PMC-Sierra, Inc.
Datasheet:
Part Number:
Description:
Processor, SONET/SDH Tributary Unit Payload Processor for 2488.32Mbit/s
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
Manufacturer:
PMC-Sierra, Inc.
Datasheet:
Part Number:
Description:
SONET/SDH, Single Chip 96 Port SONET/SDH Cross-Connect Switch Element
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
ATM, Sixteen Channel ATM PHY Interface for 155.52 Mbps
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Interface, 4-Channel ATM and Bit HDLC User Network Interface
Manufacturer:
PMC-Sierra, Inc.
Part Number:
Description:
Communications, Octal T1/E1/J1 Low Latency Transport Line Interface Device
Manufacturer:
PMC-Sierra, Inc.