Z0847006PSG Zilog, Z0847006PSG Datasheet - Page 163

• Manufacturer Part Number: Z0847006PSG
• Description: IC 6MHZ Z80 NMOS DART 40-DIP
• Manufacturer: Zilog
• Series: Z80r

Specifications of Z0847006PSG

• Processor Type: Z80
• Features: Dual Channel Asynchronous Receiver/Transmitter (DART)
• Speed: 6MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Mounting Style: Through Hole
• Cpu Speed: 6MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Svhc: No SVHC (18-Jun-2010)
• Base Number: 847006
• Rohs Compliant: Yes
• Clock Frequency: 6MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

<   % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
  
Bus Characteristics
Similar to the Z80, the 8080 and 8085 have 8-bit data paths and 16-bit
addresses. The DMA is matched well to these numbers; it can search whole
data words and directly address any byte in the memory.
The 8086 and the Z8000 CPUs have 16-bit data paths and larger address
spaces, thus making it somewhat harder to use the Z80 DMA. Searching
can be done for match bytes in either half of the data word, but not for a
whole unique word. Often this is not a problem because byte matches
suffice, for example, in detecting special ASCII characters in a data block.
The problem of larger address spaces can be resolved by using an external
segment or page register, latched to the appropriate high-order addresses
before the DMA becomes bus master, or by other schemes such as
indexing. This requires some external hardware.
To conserve pins, the 8085, 8086, Z8001, and Z8002 multiplex addresses
and data. Strobes allowing demultiplexing then become part of the bus
structure and must be accounted for in DMA interface. In such cases, the
DMA should be connected to the demultiplexed address and data lines
rather than closer to the processor. Figure 56 is a simplified diagram of
this concept.
UM008101-0601
Direct Memory Access