Z0847006PSG Zilog, Z0847006PSG Datasheet - Page 285

• Manufacturer Part Number: Z0847006PSG
• Description: IC 6MHZ Z80 NMOS DART 40-DIP
• Manufacturer: Zilog
• Series: Z80r

Specifications of Z0847006PSG

• Processor Type: Z80
• Features: Dual Channel Asynchronous Receiver/Transmitter (DART)
• Speed: 6MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Mounting Style: Through Hole
• Cpu Speed: 6MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Svhc: No SVHC (18-Jun-2010)
• Base Number: 847006
• Rohs Compliant: Yes
• Clock Frequency: 6MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Table 9. SDLC Transmit Mode (Continued)
UM008101-0601
Function
Termination
SDLC Receive
Initialization
The system initializes the SDLC Receive mode using polynomial, receive
word length, and more. The flag characters must also be loaded in WR7
and the secondary address field loaded in WR6. The receiver is enabled
only after all the receive parameters have been set. After all this is
completed, the receiver is in the Hunt phase and remains in this phase
until the first flag is received. While in the SDLC mode, the receiver
never re-enters the Hunt phase, unless specifically instructed to do so by
the program. The WR4 parameters must be issued prior to the WR1,
WR3, WR5, WR6, and WR7 parameters.
Under program control, the receiver can enter the Address Search mode. If
the Address Search bit (WR1, D2) is set, a character following the flag
(first non-flag character) is compared to the programmed address in WR6
and the hardwired global address (
field matches either address, data transfer begins.
Because the Z80 SIO is capable of matching only one address character,
extended address field recognition must be done by the CPU. In this
instance, the Z80 SIO transfers the additional address bytes to the CPU as if
they were data characters. If the CPU determines that the frame does not
have the correct address field, it can set the Hunt bit, and the Z80 SIO
suspends reception and searches for a new message headed by a flag.
Typical Program Steps
Redefine Interrupt Modes
Update Modem Control
Outputs
Disable Transmit Mode
Comments
Terminate gracefully
1111 1111
). If the SDLC frame address
Z80 CPU Peripherals
Serial Input/Output
User Manual
265