Z0847006PSG Zilog, Z0847006PSG Datasheet - Page 286

• Manufacturer Part Number: Z0847006PSG
• Description: IC 6MHZ Z80 NMOS DART 40-DIP
• Manufacturer: Zilog
• Series: Z80r

Specifications of Z0847006PSG

• Processor Type: Z80
• Features: Dual Channel Asynchronous Receiver/Transmitter (DART)
• Speed: 6MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Mounting Style: Through Hole
• Cpu Speed: 6MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Svhc: No SVHC (18-Jun-2010)
• Base Number: 847006
• Rohs Compliant: Yes
• Clock Frequency: 6MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

266
UM008101-0601
<   % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
Because the control field of the frame is transparent to the Z80 SIO, it is
transferred to the CPU as a data character. Extra zeros inserted in the data
stream are automatically deleted; flags are not transferred to the CPU.
Data Transfer and Status Monitoring
After receipt of a valid flag, the assembled characters are transferred to the
receive data FIFO. The following four interrupt modes are available to
transfer this data and its associated status.
No Interrupts Enabled
This mode is used for purely polled operations or for off-line conditions.
Interrupt On First Character Only
Use this mode to start a software polling loop or a Block Transfer instruc-
tion using WAIT/READY to synchronize the CPU or FNMA device to the
incoming data rate. In this mode, the Z80 SIO interrupts on the first char-
acter and thereafter only interrupts if Special Receive conditions are
detected. The mode is reinitialized by the Enable Interrupt On Next
Receive Character Command.
The first character received after this command is issued causes an inter-
rupt. If External/Status interrupts are enabled, they may interrupt any time
the DCD input changes state. Special Receive conditions such as End-of-
Frame and Receiver overrun also cause interrupts. The End-of-Frame inter-
rupt can be used to exit the Block Transfer mode.
Interrupt On Every Character
An interrupt is generated whenever the receive FIFO contains a character.
Error and Special Receive conditions generate a special vector if Status
Affects vector is selected.
Serial Input/Output