Z0847006PSG Zilog, Z0847006PSG Datasheet - Page 171
Z0847006PSG
Manufacturer Part Number
Z0847006PSG
Description
IC 6MHZ Z80 NMOS DART 40-DIP
Manufacturer
Zilog
Series
Z80r
Datasheet
1.Z0847006PSG.pdf
(330 pages)
Specifications of Z0847006PSG
Processor Type
Z80
Features
Dual Channel Asynchronous Receiver/Transmitter (DART)
Speed
6MHz
Voltage
5V
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Mounting Style
Through Hole
Cpu Speed
6MHz
Digital Ic Case Style
DIP
No. Of Pins
40
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Base Number
847006
Rohs Compliant
Yes
Clock Frequency
6MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z0847006PSG
Manufacturer:
Zilog
Quantity:
22
- Current page: 171 of 330
- Download datasheet (3Mb)
< % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
CLK
CE
IORQ
WR
D7–D0
Figure 60.
CPU-to-DMA Read Cycle Requirements
The DMA As Bus Master
Sequential Transfers
In sequential transfer and transfer/search operations, which both have the
same timing, data is latched onto the bus by the rising edge of the RD sig-
nal, with standard timing this is the falling edge of T3. Data is held on the
data bus across the boundary between read and write cycles, through the
end of the following write cycle. The DMA data bus drivers become active
when RD becomes inactive.
Figure 61 illustrates the timing for memory-to-I/O port transfers, and
Figure 62 illustrates I/O-to-memory transfers. Memory-to-memory and I/O
to-I/O transfer timings are simply permutations of these diagrams.
The default timing uses three clock cycles for memory transactions and
four clock cycles for I/O transactions, which include one automatically
inserted wait cycle between T2 and T3. If the CE/WAIT line is pro-
grammed to serve as a WAIT line during the DMA’s active state, it is sam-
pled on the falling edge of T2 for memory transactions and the falling edge
of TW for I/O transactions. If CE/WAIT is Low during this time, another T-
cycle is added, during which time the CE/WAIT line is again sampled. The
duration of transactions can thus be indefinitely extended.
UM008101-0601
Direct Memory Access
Related parts for Z0847006PSG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Customer Procurement Spec(CPS)
Manufacturer:
ZILOG [Zilog, Inc.]
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: