Z0847006PSG Zilog, Z0847006PSG Datasheet - Page 185
Z0847006PSG
Manufacturer Part Number
Z0847006PSG
Description
IC 6MHZ Z80 NMOS DART 40-DIP
Manufacturer
Zilog
Series
Z80r
Datasheet
1.Z0847006PSG.pdf
(330 pages)
Specifications of Z0847006PSG
Processor Type
Z80
Features
Dual Channel Asynchronous Receiver/Transmitter (DART)
Speed
6MHz
Voltage
5V
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Mounting Style
Through Hole
Cpu Speed
6MHz
Digital Ic Case Style
DIP
No. Of Pins
40
Supply Voltage Range
5V
Operating Temperature Range
0°C To +70°C
Svhc
No SVHC (18-Jun-2010)
Base Number
847006
Rohs Compliant
Yes
Clock Frequency
6MHz
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
Z0847006PSG
Manufacturer:
Zilog
Quantity:
22
- Current page: 185 of 330
- Download datasheet (3Mb)
< % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
T
T
T
T
1
2
3
4
CLK
A15–A0
IORQ
MREQ
RD, WR
2-Cycle
3-Cycle
4-Cycle
Early End
Early End
Early End
Figure 73.
Variable-Cycle and Edge Timing
In the Variable-Cycle mode, unlike default tuning, IORQ comes active one-
half cycle before MREQ, RD, and WR. CE/WAIT can be used to extend
only the 3 or 4 clock cycle variable memory cycles and only the 4-cycle
variable I/O cycle (see Figure 75). The CE/WAIT line is sampled at the
falling edge of T2 for 3- or 4-cycle memory operations, and at the falling
edge of T3 for 4-cycle I/O operations. The line is not sampled for 2-cycle
operations. During transfers, data is latched on the clock edge, causing the
rising edge of RD and held until the end of the write cycle.
Using variable timing on an I/O-search, a simultaneous transfer, or transfer/
search with I/O as the source port, creates a unique situation. In these appli-
cations, the IORQ line must be programmed to end early. See “Write Regis-
ter 1 Group” on page 96. The simultaneous transfers are programmed in the
DMA as searches and are only distinguished from searches by the way
external logic handles the bus control signals.
Figure 72 illustrates the bus control lines (MREQ and RD) remaining inac-
tive when the RDY line goes inactive in Continuous mode. The same is not
true of the IORQ line when variable timing is used. In this instance, IORQ
UM008101-0601
Direct Memory Access
Related parts for Z0847006PSG
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Customer Procurement Spec(CPS)
Manufacturer:
ZILOG [Zilog, Inc.]
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: