Z0847006PSG Zilog, Z0847006PSG Datasheet - Page 82

• Manufacturer Part Number: Z0847006PSG
• Description: IC 6MHZ Z80 NMOS DART 40-DIP
• Manufacturer: Zilog
• Series: Z80r

Specifications of Z0847006PSG

• Processor Type: Z80
• Features: Dual Channel Asynchronous Receiver/Transmitter (DART)
• Speed: 6MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Mounting Style: Through Hole
• Cpu Speed: 6MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Svhc: No SVHC (18-Jun-2010)
• Base Number: 847006
• Rohs Compliant: Yes
• Clock Frequency: 6MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

UM008101-0601
<   % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
states to be inserted in the DMA’s operation cycles, thereby slowing the
DMA to a speed that matches the memory or I/O device. The Applications
chapter contains a description of how the CE and WAIT inputs can be
multiplexed by the CPU’s BUSACK line.
CLK
System Clock (input). This pin is standard Z80 single-phase clock at 2.8
MHz (Z80 DMA) or 4.0 MHz (Z80A DMA). For slower system clocks, a
TTL gate with a pull-up resistor may be adequate to meet the timing and
voltage level specifications. For higher speed systems, use a clock driver
with an active pull-up to meet the VIH specification and rise time require-
ments. There should always be a resistive pull-up to the power supply (10
Kohms maximum), ensuring correct power at DMA reset.
D7-D0
System Data Bus (bidirectional, tristate). These pins transfer control bytes
from the CPU, status byes from the DMA, and data from memory or I/O
peripherals. Data transfers or searches by the DMA occur only when the
DMA controls both this bus and the address bus. When the CPU controls
these buses, it can write or read DMA control or status bytes.
IEI
Interrupt Enable In (input, active High). This line, combined with the IEO,
form a priority daisy-chain when there is more than one interrupting device.
A High on this line indicates that no other device of higher priority is inter-
rupting, thereby allowing this DMA to interrupt.
IEO
Interrupt Enable Out (output, active High). IEO is High only when IEI is
High and this DMA is not requesting an interrupt. Therefore, this signal
blocks lower priority devices from interrupting while a higher priority
device is being serviced by its CPU interrupt service routine. Unlike
devices in a bus-request daisy-chain, devices in an interrupt daisy-chain can
Direct Memory Access