Z0847006PSG Zilog, Z0847006PSG Datasheet - Page 20

• Manufacturer Part Number: Z0847006PSG
• Description: IC 6MHZ Z80 NMOS DART 40-DIP
• Manufacturer: Zilog
• Series: Z80r

Specifications of Z0847006PSG

• Processor Type: Z80
• Features: Dual Channel Asynchronous Receiver/Transmitter (DART)
• Speed: 6MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Mounting Style: Through Hole
• Cpu Speed: 6MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Svhc: No SVHC (18-Jun-2010)
• Base Number: 847006
• Rohs Compliant: Yes
• Clock Frequency: 6MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant


CTC ARCHITECTURE
UM008101-0601
<   % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
Overview
microcomputer system requirements for event counting, interrupt and
interval timing, and general clock rate generation.
System design is simplified by connecting the CTC directly to both the
Z80 CPU and the Z80 SIO with no additional logic. In larger systems,
address decoders and buffers may be required.
The CTC allows easy programming: each channel is programmed with
two bytes; a third is necessary when interrupts are enabled. When started,
the CTC counts down, automatically reloads its lime constant, and
resumes counting. Software timing loops are eliminated. Interrupt
processing is simplified because only one vector needs to be specified; the
CTC internally generates a unique vector for each channel.
The Z80 CTC requires a single +5V power supply and the standard Z80
single-phase system clock. It is packaged in 28-pin DIPs, a 44-pin plastic
chip carrier, and a 44-pin Quad Flat Pack. The QFP package is only
available for CMOS versions.
The internal structure of the Z80 CTC consists of:
•
•
•
The four independent, counter/timer channels are identified by sequential
numbers from 0 to 3. The CTC can generate a unique interrupt vector for
each separate channel for automatic vectoring to an interrupt service
routine. The four channels can be connected in four contiguous slots in the
standard Z80 priority chain with channel number 0 having the highest
A Z80 CPU bus interface, internal control logic
Four sets of Counter/Timer Channel logic
Interrupt control logic
Counter/Timer Channels