Z0847006PSG Zilog, Z0847006PSG Datasheet - Page 292

• Manufacturer Part Number: Z0847006PSG
• Description: IC 6MHZ Z80 NMOS DART 40-DIP
• Manufacturer: Zilog
• Series: Z80r

Specifications of Z0847006PSG

• Processor Type: Z80
• Features: Dual Channel Asynchronous Receiver/Transmitter (DART)
• Speed: 6MHz
• Voltage: 5V
• Mounting Type: Through Hole
• Package / Case: 40-DIP (0.620", 15.75mm)
• Mounting Style: Through Hole
• Cpu Speed: 6MHz
• Digital Ic Case Style: DIP
• No. Of Pins: 40
• Supply Voltage Range: 5V
• Operating Temperature Range: 0°C To +70°C
• Svhc: No SVHC (18-Jun-2010)
• Base Number: 847006
• Rohs Compliant: Yes
• Clock Frequency: 6MHz
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

272
PROGRAMMING
UM008101-0601
<   % 2 7 2 G T K R J G T C N U
7 U G T / C P W C N
Overview
Write Registers
To program the Z80 SIO, the system program first issues a series of
commands that initialize the basic mode of operation and then other
commands that qualify conditions within the selected mode. For example,
the Asynchronous mode, character length, clock rate, number of stop bits,
even or odd parity are first set, then the interrupt mode and, finally, receiver
or transmitter enable. The WR4 parameters must be issued before any other
parameters are issued in the initialization routine.
Both channels contain command registers that must be programmed via the
system program prior to operation.
The Channel Select input (B/A) and the Control/Data input (C/D) are the
command structure addressing controls, and are normally controlled by the
CPU address bus (see Table 11).
timing relationships for programming the write registers, and transferring
data and status.
Table 11. Channel Select Functions
The Z80 SIO contains eight registers (WR7-WR0) in each channel that are
programmed separately by the system program to configure the functional
C/D
0
0
1
1
B/A
0
1
0
1
Figures 114
Function
Channel A Data
Channel B Data
Channel A Commands/Status
Channel B Commands/Status
through
117
Serial Input/Output
illustrate the