UPD78F1506GF-GAT-AX Renesas Electronics America, UPD78F1506GF-GAT-AX Datasheet - Page 267

• Manufacturer Part Number: UPD78F1506GF-GAT-AX
• Description: MCU 16BIT 78K0R/LX3 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Lx3r

Specifications of UPD78F1506GF-GAT-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LCD, LVD, POR, PWM, WDT
• Number Of I /o: 78
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 12x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0R/Lx3
R01UH0004EJ0401 Rev.4.01
Jul 2, 2010
(2) Timer data register mn (TDRmn)
This is a 16-bit register from which a capture function and a compare function can be selected.
The capture or compare function can be switched by selecting an operation mode by using the MDmn3 to MDmn0
bits of TMRmn.
The value of TDRmn can be changed at any time.
This register can be read or written in 16-bit units.
Reset signal generation clears this register to 0000H.
(i) When TDRmn is used as compare register
(ii) When TDRpq is used as capture register
Address: FFF18H, FFF19H (TDR00), FFF1AH, FFF1BH (TDR01),
TDRmn
Counting down is started from the value set to TDRmn. When the count value reaches 0000H, an interrupt
signal (INTTMmn) is generated. TDRmn holds its value until it is rewritten.
Caution TDRmn does not perform a capture operation even if a capture trigger is input, when it is set
The count value of TCRpq is captured to TDRpq when the capture trigger is input.
A valid edge of the TIpq pin can be selected as the capture trigger. This selection is made by TMRpq.
Remark
FFF70H, FFF71H (TDR10) to FFF76H, FFF77H (TDR13)
FFF64H, FFF65H (TDR02) to FFF6EH, FFF6FH (TDR07)
15
to the compare function.
mn: Unit number + Channel number, pq: Unit number + Channel number (only for channels provided
with timer I/O pins)
78K0R/LF3: mn = 00 to 07, 10 to 13, pq = 00 to 04, 07
78K0R/LG3: mn = 00 to 07, 10 to 13, pq = 00 to 07
78K0R/LH3: mn = 00 to 07, 10 to 13, pq = 00 to 07, 10 to 13
14
13
Figure 6-4. Format of Timer Data Register mn (TDRmn)
FFF19H (TDR00)
12
11
10
9
8
7
After reset: 0000H
6
5
CHAPTER 6 TIMER ARRAY UNIT
FFF18H (TDR00)
4
R/W
3
2
1
0
267