UPD78F1506GF-GAT-AX Renesas Electronics America, UPD78F1506GF-GAT-AX Datasheet - Page 978

• Manufacturer Part Number: UPD78F1506GF-GAT-AX
• Description: MCU 16BIT 78K0R/LX3 128-LQFP
• Manufacturer: Renesas Electronics America
• Series: 78K0R/Lx3r

Specifications of UPD78F1506GF-GAT-AX

• Core Processor: 78K/0R
• Core Size: 16-Bit
• Speed: 20MHz
• Connectivity: 3-Wire SIO, I²C, LIN, UART/USART
• Peripherals: DMA, LCD, LVD, POR, PWM, WDT
• Number Of I /o: 78
• Program Memory Size: 64KB (64K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 12x12b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

78K0R/Lx3
R01UH0004EJ0401 Rev.4.01
Jul 2, 2010
A/D
converter
Function
Operating
current in STOP
mode
Input range of
ANI0 to ANI10,
ANI15
Conflicting
operations
Noise
countermeasures
ANI0 to ANI10,
ANI15
Details of
Function
Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of the
A/D converter mode register (ADM) to 0). The operating current can be reduced by
setting bit 0 (ADCE) of the A/D converter mode register (ADM) to 0 at the same time.
When using normal mode 2 (LV1 = 0, LV0 = 1) or low voltage mode (LV1 = 1, LV0 =
0), clear bit 1 (VRGV) and bit 0 (VRON) of the analog reference voltage control
register (ADVRC) to 0, and then shift to STOP mode.
To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register
1L (IF1L) to 0 and start operation.
Observe the rated range of the ANI0 to ANI10, ANI15 input voltage. If a voltage of
AV
is input to an analog input channel, the converted value of that channel becomes
undefined. In addition, the converted values of the other channels may also be
affected.
Conflict between A/D conversion result register (ADCR, ADCRH) write and ADCR or
ADCRH read by instruction upon the end of conversion
ADCR or ADCRH read has priority. After the read operation, the new conversion
result is written to ADCR or ADCRH.
Conflict between ADCR or ADCRH write and A/D converter mode register (ADM)
write, analog input channel specification register (ADS), or A/D port configuration
register (ADPC) write upon the end of conversion
ADM, ADS, or ADPC write has priority. ADCR or ADCRH write is not performed, nor
is the conversion end interrupt signal (INTAD) generated.
To maintain the 12-bit resolution, attention must be paid to noise input to the AV
pin and pins ANI0 to ANI10, ANI15.
<1> Connect a capacitor with a low equivalent resistance and a good frequency
<2> The higher the output impedance of the analog input source, the greater the
<3> Do not switch these pins with other pins during conversion.
<4> The accuracy is improved if the HALT mode is set immediately after the start of
The analog input pins (ANI0 to ANI7) are also used as input port pins (P20 to P27).
The analog input pins (ANI8 to ANI10, ANI15) are also used as input port pins (P150
to P152, P157).
When A/D conversion is performed with any of ANI0 to ANI10, and ANI15 selected,
do not access P20 to P27, P150 to P152, and P157 while conversion is in progress;
otherwise the conversion resolution may be degraded. It is recommended to select
pins used as P20 to P27, P150 to P152, and P157 starting with the ANI0/P20 that is
the furthest from AV
If the pins adjacent to the pins currently used for A/D conversion are used as digital
I/O port, the expected value of the A/D conversion may not be obtained due to
coupling noise. Therefore, make sure that digital pulses are not input to or output
from the pins adjacent to the pin undergoing A/D conversion.
If any pin among pins of ports 2 and 15 is used as digital output port during A/D
conversion, the expected value of the A/D conversion may not be obtained due to
coupling noise. Therefore, make sure that digital pulses are not output to pins of
ports 2 and 15 during A/D conversion.
DD0
response to the power supply.
influence. To reduce the noise, connecting external C as shown in Figure 10-26
is recommended.
conversion.
or higher and AV
DD0
.
SS
or lower (even in the range of absolute maximum ratings)
Cautions
APPENDIX C LIST OF CAUTIONS
REFP
p.419
p.419
p.419
p.419
p.419
p.420
p.420
p.420
Page
(18/39)
978