FW82801DBM S L6DN Intel, FW82801DBM S L6DN Datasheet - Page 24

• Manufacturer Part Number: FW82801DBM S L6DN
• Manufacturer: Intel

Specifications of FW82801DBM S L6DN

• Lead Free Status / RoHS Status: Not Compliant

Figures
24
n
2-1
2-2
2-3
4-1
5-1
5-2
5-3
5-4
5-5
5-6
5-7
5-8
5-9
5-10
5-11
5-12
5-13
5-14
5-15
5-16
5-17
5-18
5-19
5-20
5-21
5-22
5-23
5-24
5-25
16-1
16-2
17-1
17-2
17-3
17-4
17-5
17-6
17-7
17-8
17-9
17-10 Ultra ATA Mode (Sustained Burst) .............................................................. 568
17-11 Ultra ATA Mode (Pausing a DMA Burst) ..................................................... 569
17-12 Ultra ATA Mode (Terminating a DMA Burst) ............................................... 569
17-13 USB Rise and Fall Times............................................................................. 569
17-14 USB Jitter..................................................................................................... 570
17-15 USB EOP Width........................................................................................... 570
17-16 SMBus Transaction ..................................................................................... 570
17-17 SMBus Timeout ........................................................................................... 571
System Configuration ...................................................................................... 4
Intel
Example External RTC Circuit ....................................................................... 61
Example V5REF Sequencing Circuit ............................................................. 62
Conceptual System Clock Diagram ............................................................... 72
Primary Device Status Register Error Reporting Logic.................................. 75
Secondary Status Register Error Reporting Logic ......................................... 75
NMI# Generation Logic.................................................................................. 76
Integrated LAN Controller Block Diagram...................................................... 79
64-Word EEPROM Read Instruction Waveform ............................................ 89
LPC Interface Diagram .................................................................................. 92
Typical Timing for LFRAME# ......................................................................... 96
Abort Mechanism ........................................................................................... 96
Intel
DMA Serial Channel Passing Protocol ........................................................ 102
DMA Request Assertion Through LDRQ# ................................................... 105
Coprocessor Error Timing Diagram ............................................................. 137
Signal Strapping .......................................................................................... 139
Intel
Physical Region Descriptor Table Entry ...................................................... 179
Transfer Descriptor ...................................................................................... 187
Example Queue Conditions ......................................................................... 195
USB Data Encoding ..................................................................................... 198
USB Legacy Keyboard Enable and Status Paths ........................................ 207
Intel
Intel
AC ’97 2.3 Controller-Codec Connection..................................................... 245
AC-Link Protocol.......................................................................................... 246
AC-Link Powerdown Timing ........................................................................ 253
SDIN Wake Signaling .................................................................................. 254
Intel
Intel
Clock Timing ................................................................................................ 565
Valid Delay from Rising Clock Edge ............................................................ 565
Setup and Hold Times ................................................................................. 565
Float Delay................................................................................................... 566
Pulse Width.................................................................................................. 566
Output Enable Delay.................................................................................... 566
IDE PIO Mode.............................................................................................. 567
IDE Multiword DMA ..................................................................................... 567
Ultra ATA Mode (Drive Initiating a Burst Read) ........................................... 568
®
®
®
®
®
®
®
SpeedStep
ICH4 Interface Signals Block Diagram................................................. 44
ICH4 DMA Controller ........................................................................... 98
ICH4 USB Port Connections.............................................................. 217
ICH4 Based Audio Codec ’97 Specification, Revision 2.3 ................. 244
ICH4 Ballout (Topview—Left Side) .................................................... 534
ICH4 Ballout (Topview—Right Side).................................................. 535
®
Technology Block Diagram ........................................... 155
Intel
®
82801DBM ICH4-M Datasheet