FW82801DBM S L6DN Intel, FW82801DBM S L6DN Datasheet - Page 328

no-image

FW82801DBM S L6DN

Manufacturer Part Number
FW82801DBM S L6DN
Description
Manufacturer
Intel
Datasheet

Specifications of FW82801DBM S L6DN

Lead Free Status / RoHS Status
Not Compliant
LPC Interface Bridge Registers (D31:F0)
9.1.36
328
FUNC_DIS—Function Disable Register (LPC I/F—D31:F0)
Offset Address:
Default Value:
Lockable:
13:11
Bit
15
14
10
9
8
7
6
5
4
D29_F7_Disable — R/W. Software sets this bit to disable the USB EHCI Controller function. BIOS
must not enable I/O or memory address space decode, interrupt generation, or any other
functionality of functions that are to be disabled
0 = Enable. USB EHCI Controller is enabled
1 = Disable. USB EHCI Controller is disabled
LPC Bridge Disable (D31F0D) — R/W.
0 = Enable.
1 = Disable LPC bridge. When disabled, the following spaces will no longer be decoded by the LPC
Reserved
D29_F2_Disable — R/W. Software sets this bit to disable the USB UHCI Controller #3 function.
BIOS must not enable I/O or memory address space decode, interrupt generation, or any other
functionality of functions that are to be disabled
0 = Enable. USB UHCI Controller #3 is enabled
1 = Disable. USB UHCI Controller #3 is disabled
D29_F1_Disable — R/W. Software sets this bit to disable the USB UHCI Controller #2 function.
BIOS must not enable I/O or memory address space decode, interrupt generation, or any other
functionality of functions that are to be disabled
0 = Enable. USB UHCI Controller #2 is enabled
1 = Disable. USB UHCI Controller #2 is disabled
D29_F0_Disable — R/W. Software sets this bit to disable the USB UHCI Controller #1
function.BIOS must not enable I/O or memory address space decode, interrupt generation, or any
other functionality of functions that are to be disabled
0 = Enable. USB UHCI Controller #1 is enabled
1 = Disable. USB UHCI Controller #1 is disabled
Reserved
D31_F6_Disable — R/W. Software sets this bit to disable the AC’97 modem controller function.
BIOS must not enable I/O or memory address space decode, interrupt generation, or any other
functionality of functions that are to be disabled
0 = Enable. AC’97 Modem is enabled
1 = Disable. AC’97 Modem is disabled
D31_F5_Disable — R/W. Software sets this bit to disable the AC’97 audio controller function. BIOS
must not enable I/O or memory address space decode, interrupt generation, or any other
functionality of functions that are to be disabled
0 = Enable. AC ’97 audio controller is enabled
1 = Disable. AC ’97 audio controller is disabled
Reserved
bridge:
– Device 31, Function 0 Configuration space
– Memory cycles below 16 MB (100000h)
– I/O cycles below 64 KB (100h)
– The Internal I/OxAPIC at FEC0_0000 to FECF_FFFF
Memory cycles in the LPC BIOS range below 4GB will still be decoded when this bit is set, but
the aliases at the top of 1 MB (the E and F segment) no longer will be decoded.
00h
F2h
No
Description
Attribute:
Size:
Power Well:
.
.
.
.
.
.
Intel
®
82801DBM ICH4-M Datasheet
R/W
16 bits
Core

Related parts for FW82801DBM S L6DN