NQ5000P S L9TN Intel, NQ5000P S L9TN Datasheet - Page 290
NQ5000P S L9TN
Manufacturer Part Number
NQ5000P S L9TN
Description
Manufacturer
Intel
Datasheet
1.NQ5000P_S_L9TN.pdf
(530 pages)
Specifications of NQ5000P S L9TN
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
- Current page: 290 of 530
- Download datasheet (5Mb)
4.4.2.1
Table 4-8.
290
Access to SMM Space (Processor Only)
Accesses to SMM space are restricted to processors, inbound transactions are
prohibited. Inbound transactions to enabled SMM space are not allowed and
Intel 5000P Chipset MCH will set Intel 5000P Chipset MCH.EXSMRAMC.E_SMERR bit.
The following table defines when a SMM range is enabled. All the enable bits:
G_SMRAME, H_SMRAM_EN, and TSEG_EN are located in the Intel 5000P Chipset
MCH.EXSMRC register.
The processor bus has a SMMEM# signal that qualifies the request asserted as having
access to a system management memory. The SMM register defines SMM space that
may fall in one of three ranges: legacy SMRAM, Extended SMRAM Space (TSEG), or
High SMRAM Space (H_SMM).
regions from processors.
SMM Memory Region Access Control from Processor
a. BRLC
b. Data access transaction other than BRLC
c. For access to TSEG region (address range between ESMMTOP - TSEG_SZ and ESMMTOP), Intel 5000P Chipset
d. It is a programming error if D_CLS and D_OPEN are both set to 1, Intel 5000P Chipset MCH’s
Table 4-7.
Notes:
Global Enable
G_SMRAME
MCH will route to identical system memory by definition (as TSEG is not enabled).
behavior is undefined. Intel 5000P Chipset MCH could master abort SMM access.
G_SMRAME
1
0
1
1
1
1
1
1
1
1
d
c
0
1
1
1
1
Enabled SMM Ranges
D_LCK
High SMM Enable
H_SMRAM_EN
x
0
0
0
0
x
1
1
1
1
X
0
0
1
1
D_CLS
x
x
0
0
1
1
0
1
0
1
Intel® 5000P/5000V/5000Z Chipset Memory Controller Hub (MCH) Datasheet
Table 4-8
D_OPEN
TSEG Enable
TSEG_EN
x
0
0
1
0
1
x
0
x
0
X
0
1
0
1
defines the access control of SMM memory
SMMEM#
Legacy SMM
x
0
1
x
1
x
0
0
1
1
Enabled?
Yes
Yes
No
No
No
Code Access to
SMM Memory
illegal settings
HIGH SMM
yes
yes
yes
yes
yes
no
no
no
no
Enabled?
Yes
Yes
No
No
No
a
System Address Map
no (legacy SMM)
no (legacy SMM)
Data Access to
SMM Memory
SMRAM Space
illegal settings
yes (H_SMM,
yes (H_SMM,
Extended
Enabled?
(TSEG)
TSEG)
TSEG)
yes
yes
yes
Yes
Yes
no
no
no
no
No
No
No
b
Related parts for NQ5000P S L9TN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
5000P Memory Controller Hub (MCH)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet: