NQ5000P S L9TN Intel, NQ5000P S L9TN Datasheet - Page 83
NQ5000P S L9TN
Manufacturer Part Number
NQ5000P S L9TN
Description
Manufacturer
Intel
Datasheet
1.NQ5000P_S_L9TN.pdf
(530 pages)
Specifications of NQ5000P S L9TN
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
- Current page: 83 of 530
- Download datasheet (5Mb)
Register Description
3.8.1.7
3.8.2
Table 3-29. Address Mapping Registers
Intel® 5000P/5000V/5000Z Chipset Memory Controller Hub (MCH) Datasheet
SID - Subsystem Identity
This register identifies the system. They appear in every function except the PCI
Express functions.
Address Mapping Registers
These registers control transaction routing to one of the three interface types (Memory,
PCI Express, or ESI) based on transaction addresses. The memory mapping registers in
this section are made read-only by the LT.LOCK-MEMCONFIG command. Routing to
particular ports of a given interface type are defined by the following registers:
a. Any request not falling in the above ranges will be subtractively decoded and sent to Intel 631xESB/632xESB
The MCH allows programmable memory attributes on 13 Legacy memory segments of
various sizes in the 640 Kilobytes to 1 Megabytes address range. Seven Programmable
Attribute Map (PAM) Registers are used to support these features.
Notes:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
15:0
Memory
PCI Express
ESI
Bit
Interface
I/O Controller Hub via the ESI
type
RWO
Attr
0, 8
0
2Eh
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
16
0, 2
2Eh
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
17
0
2Eh
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
21
0
2Eh
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
22
0
2Eh
Intel 5000P Chipset
8086h
MIR, AMIR, PAM, SMRAM, EXSMRC, EXSMRAMC, TOLM, EXSMRTOP, AMBASE, AMR
MBASE/MLIM (devices 2-7)
PMBASE/PMLIM (devices 2-7)
PMBU/PMBL (devices 2-7)
IOBASE/IOLIM (devices 2-7)
SBUSN,SUBUSN (devices 2-7)
BCTRL, HECBASE, PCICMD (devices 2-7)
Subtractive decode
Default
Subsystem Identification Number:
The default value specifies Intel. Each byte of this register will be writable once.
Second and successive writes to a byte will have no effect.
a
(device 0)
Address Routing Registers
Description
83
Related parts for NQ5000P S L9TN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
5000P Memory Controller Hub (MCH)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet: