FW82801EB Intel, FW82801EB Datasheet - Page 31

• Manufacturer Part Number: FW82801EB
• Manufacturer: Intel

Specifications of FW82801EB

• Lead Free Status / RoHS Status: Not Compliant

Figures
Intel
n
1
2
3
4
5
6
7
8
9
10 LPC Interface Diagram .............................................................................................................103
11 Typical Timing for LFRAME#....................................................................................................107
12 Abort Mechanism......................................................................................................................107
13 Intel
14 DMA Serial Channel Passing Protocol .....................................................................................113
15 DMA Request Assertion through LDRQ# .................................................................................116
16 Coprocessor Error Timing Diagram ..........................................................................................142
17 Signal Strapping .......................................................................................................................145
18 Physical Region Descriptor Table Entry ...................................................................................178
19 SATA Power States ..................................................................................................................187
20 Transfer Descriptor ...................................................................................................................193
21 Example Queue Conditions ......................................................................................................201
22 USB Data Encoding..................................................................................................................204
23 USB Legacy Keyboard Flow Diagram ......................................................................................213
24
25 Intel
26 AC ’97 2.3 Controller-Codec Connection..................................................................................254
27 AC-Link Protocol.......................................................................................................................255
28 AC-Link Powerdown Timing .....................................................................................................262
29 SDIN Wake Signaling ...............................................................................................................263
1
2
3
4
5
6
7
8
9
10 IDE Multiword DMA ..................................................................................................................621
11 Ultra ATA Mode (Drive Initiating a Burst Read) ........................................................................622
12 Ultra ATA Mode (Sustained Burst) ...........................................................................................622
13 Ultra ATA Mode (Pausing a DMA Burst) ..................................................................................623
14 Ultra ATA Mode (Terminating a DMA Burst) ............................................................................623
15 USB Rise and Fall Times..........................................................................................................623
16 USB Jitter..................................................................................................................................624
17 USB EOP Width........................................................................................................................624
18 SMBus Transaction ..................................................................................................................624
19 SMBus Timeout ........................................................................................................................625
®
82801EB ICH5 / 82801ER ICH5R Datasheet
System Block Diagram ................................................................................................................ 4
Intel
Example External RTC Circuit ....................................................................................................67
Example V5REF Sequencing Circuit ..........................................................................................67
Conceptual System Clock Diagram ............................................................................................78
Primary Device Status Register Error Reporting Logic...............................................................81
Secondary Status Register Error Reporting Logic......................................................................81
NMI# Generation Logic...............................................................................................................82
Integrated LAN Controller Block Diagram...................................................................................85
64-Word EEPROM Read Instruction Waveform.........................................................................96
Intel
Intel
Clock Timing .............................................................................................................................619
Valid Delay from Rising Clock Edge .........................................................................................619
Setup and Hold Times ..............................................................................................................619
Float Delay................................................................................................................................620
Pulse Width...............................................................................................................................620
Output Enable Delay.................................................................................................................620
IDE PIO Mode...........................................................................................................................621
Intel
®
®
®
®
®
®
ICH5 Interface Signals Block Diagram .............................................................................50
ICH5 DMA Controller ......................................................................................................109
ICH5-Based Audio Codec ’97 Specification, Version 2.3 ...............................................252
ICH5 Ballout (Topview–Left Side)...................................................................................588
ICH5 Ballout (Topview–Right Side) ................................................................................589
ICH5-USB Port Connections .........................................................................................223
Contents
31