FW82801EB Intel, FW82801EB Datasheet - Page 375

no-image

FW82801EB

Manufacturer Part Number
FW82801EB
Description
Manufacturer
Intel
Datasheet

Specifications of FW82801EB

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FW82801EB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
FW82801EB SL73Z
Manufacturer:
INTEL
Quantity:
238
Part Number:
FW82801EB(SL73Z)
Manufacturer:
INTEL
Quantity:
20 000
9.7.4
9.7.5
Intel
®
82801EB ICH5 / 82801ER ICH5R Datasheet
COPROC_ERR—Coprocessor Error Register
(LPC I/F—D31:F0)
I/O Address:
Default Value:
Lockable:
RST_CNT—Reset Control Register
(LPC I/F—D31:F0)
I/O Address:
Default Value:
Lockable:
Bits
7:0
Bit
7:4
3
2
1
0
Coprocessor Error (COPROC_ERR) — WO. Any value written to this register will cause IGNNE#
to go active, if FERR# had generated an internal IRQ13. For FERR# to generate an internal IRQ13,
the COPROC_ERR_EN bit (Device 31:Function 0, Offset D0, Bit 13) must be 1.
Reserved
Full Reset (FULL_RST) — R/W. This bit is used to determine the states of SLP_S3#, SLP_S4#,
and SLP_S5# after a CF9 hard reset (SYS_RST =1 and RST_CPU is set to 1), after PWROK going
low (with RSMRST# high), or after two TCO timeouts.
0 = Intel
1 = ICH5 will drive SLP_S3#, SLP_S4# and SLP_S5# low for 3 – 5 seconds.
NOTE: When this bit is set, it also causes the full power cycle (SLP_S3/4/5# assertion) in response
Reset CPU (RST_CPU) — R/W. When this bit transitions from a 0 to a 1, it initiates a hard or soft
reset, as determined by the SYS_RST bit (bit 1 of this register).
System Reset (SYS_RST) — R/W. This bit is used to determine a hard or soft reset to the
processor.
0 = When RST_CPU bit goes from 0 to 1, the ICH5 performs a soft reset by activating INIT# for 16
1 = When RST_CPU bit goes from 0 to 1, the ICH5 performs a hard reset by activating PCIRST#
Reserved
PCI clocks.
for 1 millisecond. It also resets the resume well bits (except for those noted throughout the
datasheet). The SLP_S3#, SLP_S4#, and SLP_S5# signals will not go active.
to SYSRESET#, PWROK#, and Watchdog timer reset sources.
®
F0h
00h
No
CF9h
00h
No
ICH5 will keep SLP_S3#, SLP_S4# and SLP_S5# high.
Description
Description
LPC Interface Bridge Registers (D31:F0)
Attribute:
Size:
Power Well:
Attribute:
Size:
Power Well:
WO
8-bits
Core
R/W
8-bit
Core
375

Related parts for FW82801EB