FW82801EB Intel, FW82801EB Datasheet - Page 432

no-image

FW82801EB

Manufacturer Part Number
FW82801EB
Description
Manufacturer
Intel
Datasheet

Specifications of FW82801EB

Lead Free Status / RoHS Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
FW82801EB
Manufacturer:
INTEL
Quantity:
20 000
Part Number:
FW82801EB SL73Z
Manufacturer:
INTEL
Quantity:
238
Part Number:
FW82801EB(SL73Z)
Manufacturer:
INTEL
Quantity:
20 000
IDE Controller Registers (D31:F1)
10.2.2
10.2.3
432
BMIS[P,S]—Bus Master IDE Status Register
(IDE—D31:F1)
Address Offset:
Default Value:
BMID[P,S]—Bus Master IDE Descriptor Table Pointer
Register (IDE—D31:F1)
Address Offset:
Default Value:
31:2
Bit
4:3
Bit
1:0
7
6
5
2
1
0
Reserved. Returns 0.
Drive 1 DMA Capable — R/W.
0 = Not Capable.
1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 1 for this
Drive 0 DMA Capable — R/W.
0 = Not Capable
1 = Capable. Set by device dependent code (BIOS or device driver) to indicate that drive 0 for this
Reserved. Returns 0.
Interrupt — R/WC. Software can use this bit to determine if an IDE device has asserted its interrupt
line (IRQ 14 for the Primary channel, and IRQ 15 for Secondary).
0 = Software clears this bit by writing a 1 to it. If this bit is cleared while the interrupt is still active,
1 = Set by the rising edge of the IDE interrupt line, regardless of whether or not the interrupt is
Error — R/WC.
0 = Software clears this bit by writing a 1 to it.
1 = This bit is set when the controller encounters a target abort or master abort when transferring
Bus Master IDE Active (ACT) — RO.
0 = This bit is cleared by the ICH5 when the last transfer for a region is performed, where EOT for
1 = Set by the ICH5 when the Start bit is written to the Command register.
Address of Descriptor Table (ADDR) — R/W. Corresponds to A[31:2]. The Descriptor Table must
be DWord-aligned. The Descriptor Table must not cross a 64-K boundary in memory.
Reserved
channel is capable of DMA transfers, and that the controller has been initialized for optimum
performance. The Intel
BMIDE to the PCI bus.
channel is capable of DMA transfers, and that the controller has been initialized for optimum
performance. The ICH5 does not use this bit. It is intended for systems that do not attach
BMIDE to the PCI bus.
this bit will remain clear until another assertion edge is detected on the interrupt line.
masked in the 8259 or the internal I/O APIC. When this bit is read as 1, all data transferred from
the drive is visible in system memory.
data on PCI.
that region is set in the region descriptor. It is also cleared by the ICH5 when the Start bit is
cleared in the Command register. When this bit is read as 0, all data transferred from the drive
during the previous bus master command is visible in system memory, unless the bus master
command was aborted.
Primary: 02h
Secondary: 0Ah
00h
Primary: 04h
Secondary: 0Ch
All bits undefined
®
ICH5 does not use this bit. It is intended for systems that do not attach
Description
Description
Intel
Attribute:
Size:
Attribute:
Size:
®
82801EB ICH5 / 82801ER ICH5R Datasheet
R/WC
8 bits
R/W
32 bits

Related parts for FW82801EB