R5F2L3AAANFP#U1 Renesas Electronics America, R5F2L3AAANFP#U1 Datasheet - Page 578

MCU FLASH 96+4KB 100LQFP

R5F2L3AAANFP#U1

Manufacturer Part Number
R5F2L3AAANFP#U1
Description
MCU FLASH 96+4KB 100LQFP
Manufacturer
Renesas Electronics America
Series
R8C/Lx/3AAr
Datasheet

Specifications of R5F2L3AAANFP#U1

Core Processor
R8C
Core Size
16/32-Bit
Speed
20MHz
Connectivity
I²C, LIN, SIO, SSU, UART/USART
Peripherals
LCD, POR, PWM, Voltage Detect, WDT
Number Of I /o
88
Program Memory Size
96KB (96K x 8)
Program Memory Type
FLASH
Ram Size
10K x 8
Voltage - Supply (vcc/vdd)
1.8 V ~ 5.5 V
Data Converters
A/D 20x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
R5F2L3AAANFP#U1
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, R8C/L3AA Group,
R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, R8C/L3AB Group
REJ09B0441-0100 Rev.1.00
Page 541 of 802
Figure 24.20 shows a Sample Flowchart of Multiprocessor Data Reception. When the MPIE bit in the U2SMR5
register is set to 1, communication data is ignored until data in which the multiprocessor bit is 1 is received.
Communication data with a 1 multiprocessor bit added is transferred to the U2RB register as receive data. At this time,
a reception complete interrupt request is generated. Other operations are the same as in universal asynchronous
receiver/transmitter mode (UART mode). Figure 24.21 shows a Receive Operation Example during Multiprocessor
Communication (with 8-Bit Data/Multiprocessor Bit/One Stop Bit).
Figure 24.20
24.6.2
(1)
(2)
(3)
(4)
(5)
Read the RI bit in the U2C1 register
Read the RI bit in the U2C1 register
Multiprocessor Reception
in the U2SMR5 register to 1
in the receive shift register
in the U2C1 register to 0
Sample Flowchart of Multiprocessor Data Reception
in the U2RB register
Read receive data
Set the MPIE bit
data reception?
Own station ID?
Set the RE bit
Read data
Continue
RI = 1?
RI = 1?
Start
End
Yes
Yes
Yes
No
Oct 30, 2009
Yes
No
No
No
(1) Set the MPIE bit in the U2SMR5 register to 1.
(2) When the MPRB bit is detected to be 1, the
(3) When the data matches the own station ID, the
(4) Read the U2C1 register to confirm that the RI
(5) To discontinue reception, set the RE bit in the
To continue reception, restart the procedure
MPIE bit is set to 0 and a reception complete
interrupt request can be generated.
Read the U2C1 register to confirm that the RI
bit is set to 1. If the RI bit is 1, read data in the
receive shift register and compare the data with
its own station ID. Reading data in the U2RB
register sets the RI bit to 0 automatically.
next data reception starts. When the data does
not match the ID, set the MPIE bit to 1 and the
MCU enters the idle state.
bit is set to 1. Then read data in the receive
shift register.
U2C0 register to 0 to complete reception.
from step (1).
24. Serial Interface (UART2)

Related parts for R5F2L3AAANFP#U1