LPC1837FET256,551 NXP Semiconductors, LPC1837FET256,551 Datasheet - Page 536

• Manufacturer Part Number: LPC1837FET256,551
• Description: Microcontrollers (MCU) 32BIT ARM CORTEX-M3 MCU 136KB SRAM
• Manufacturer: NXP Semiconductors
• Series: LPC18xxr

Specifications of LPC1837FET256,551

• Core: ARM Cortex M3
• Core Processor: ARM® Cortex-M3™
• Core Size: 32-Bit
• Speed: 150MHz
• Connectivity: CAN, EBI/EMI, Ethernet, I²C, Microwire, SD/MMC, SPI, SSI, SSP, UART/USART, USB OTG
• Peripherals: Brown-out Detect/Reset, DMA, I²S, Motor Control PWM, POR, PWM, WDT
• Number Of I /o: 80
• Program Memory Size: 1MB (1M x 8)
• Program Memory Type: FLASH
• Eeprom Size: -
• Ram Size: 136K x 8
• Voltage - Supply (vcc/vdd): 2 V ~ 3.6 V
• Data Converters: A/D 16x10b; D/A 1x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 256-LBGA
• Lead Free Status / Rohs Status: Details
• Other names: 935293795551

NXP Semiconductors
<Document ID>
User manual
Table 443. Receive descriptor fields 0 (RDES0)
Bit
10
11
12
13
14
15
29:16 FL
30
31
Symbol
VLAN
OE
LE
SAF
DE
ES
AFM
OWN
All information provided in this document is subject to legal disclaimers.
Description
VLAN Tag
When set, this bit indicates that the frame pointed to by this descriptor is a
VLAN frame tagged by the MAC Core.
Overflow Error
When set, this bit indicates that the received frame was damaged due to
buffer overflow in MTL.
Length Error
When set, this bit indicates that the actual length of the frame received and
that the Length/ Type field does not match. This bit is valid only when the
Frame Type (RDES0[5]) bit is reset.
Source Address Filter Fail
When set, this bit indicates that the SA field of frame failed the SA Filter in the
MAC Core.
Descriptor Error
When set, this bit indicates a frame truncation caused by a frame that does not
fit within the current descriptor buffers, and that the DMA does not own the
Next Descriptor. The frame is truncated. This field is valid only when the Last
Descriptor (RDES0[8]) is set.
ES: Error Summary
Indicates the logical OR of the following bits:
• RDES0[1]: CRC Error
• RDES0[3]: Receive Error
• RDES0[4]: Watchdog Timeout
• RDES0[6]: Late Collision
• RDES0[7]: Giant Frame
• RDES4[4:3]: IP Header/Payload Error
• RDES0[11]: Overflow Error
• RDES0[14]: Descriptor Error
This field is valid only when the Last Descriptor (RDES0[8]) is set.
Frame Length
These bits indicate the byte length of the received frame that was transferred
to host memory (including CRC). This field is valid when Last Descriptor
(RDES0[8]) is set and either the Descriptor Error (RDES0[14]) or Overflow
Error bits are reset. The frame length also includes the two bytes appended to
the Ethernet frame when IP checksum calculation (Type 1) is enabled and the
received frame is not a MAC control frame. This field is valid when Last
Descriptor (RDES0[8]) is set. When the Last Descriptor and Error Summary
bits are not set, this field indicates the accumulated number of bytes that have
been transferred for the current frame.
Destination Address Filter Fail
When set, this bit indicates a frame that failed in the DA Filter in the MAC
Core.
Own Bit
When set, this bit indicates that the descriptor is owned by the DMA of the
MAC Subsystem. When this bit is reset, this bit indicates that the descriptor is
owned by the Host. The DMA clears this bit either when it completes the frame
reception or when the buffers that are associated with this descriptor are full.
Rev. 00.13 — 20 July 2011
Chapter 22: LPC18xx Ethernet
UM10430
© NXP B.V. 2011. All rights reserved.
536 of 1164