UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 160

• Manufacturer Part Number: UPD70F3740GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3740GC-UEU-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3
4.6
4.6.1
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
(1) In the V850ES/JG3, the general-purpose port function and several peripheral function I/O pin share a pin. To
Cautions
switch between the general-purpose port (port mode) and the peripheral function I/O pin (alternate-function mode),
set by the PMCn register. In regards to this register setting sequence, note with caution the following.
(a) Cautions on switching from port mode to alternate-function mode
Cautions on setting port pins
To switch from the port mode to alternate-function mode in the following order.
<1> Set the PFn register
<2> Set the PFCn and PFCEn registers:
<3> Set the corresponding bit of the PMCn register to 1: Switch to alternate-function mode
If the PMCn register is set first, note with caution that, at that moment or depending on the change of the pin
states in accordance with the setting of the PFn, PFCn, and PFCEn registers, unexpected operations may
occur.
A concrete example is shown as Example below.
Note No-ch open-drain output pin only
Caution Regardless of the port mode/alternate-function mode, the Pn register is read and written as
[Example] SCL01 pin setting example
• Pn register read: Read the port output latch value (when PMn.PMnm bit = 0), or read the
• Pn register write: Write to the port output latch
follows.
The SCL01 pin is used alternately with the P41/SOB0 pin. Select the valid pin functions with the
PMC4, PFC4, and PF4 registers.
0
1
PMC41 Bit
Note
:
don’t care
0
1
PFC41 Bit
pin states (PMn.PMnm bit = 1).
1
1
1
PF41 Bit
N-ch open-drain setting
Alternate-function selection
P41 (in output port mode, N-ch open-drain output)
SOB0 output (N-ch open-drain output)
SCL01 I/O (N-ch open-drain output)
CHAPTRER 4 PORT FUNCTIONS
Valid Pin Functions
Page 144 of 870