UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 615

• Manufacturer Part Number: UPD70F3740GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3740GC-UEU-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3
17.16.2 Master operation in multimaster system
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
Remark
Note Confirm that the bus release status (IICCLn.CLDn bit = 1, IICCLn.DADn bit = 1) has been maintained for a
1
No
release the I
communication.
certain period (1 frame, for example). When the SDA0n pin is constantly low level, determine whether to
ACKEn = WTIMn = SPIEn = 1
n = 0 to 2, m = 0, 1
Set STCENn, IICRSVn
Confirm bus status
reservation enable
INTIICn interrupt
Master operation
OCKSm ← XXH
Communication
IICCLn ← XXH
SVAn ← XXH
IICCn ← XXH
IICRSVn = 0?
IICXn ← 0XH
IICFn ← 0XH
SPDn = 1?
occurred?
SPIEn = 1
IICEn = 1
Set ports
started?
START
A
2
C0n bus (SCL0n, SDA0n pins = high level) by referring to the specifications of the product in
Yes
Yes
Yes
Yes
(communication start
request issued)
• Waiting for slave specification from another master
• Waiting for communication start request (depending on user program)
Confirmation of bus
status is in progress
Note
Figure 17-19. Master Operation in Multimaster System (1/3)
reservation disable
Communication
(no communication start request)
No
Bus release status for a certain period
No
No
Refer to Table 4-15 Settings When Port Pins Are Used for Alternate Functions
to set the I
Transfer clock selection
Local address setting
Start condition setting
Slave operation
B
2
C mode before this function is used.
STCENn = 1?
INTIICn interrupt
Yes
Slave operation
SPIEn = 0
occurred?
Yes
No
No
Waiting for communication request
INTIICn interrupt
SPDn = 1?
SPTn = 1
occurred?
Yes
Yes
CHAPTER 17 I
No
No
Communication start preparation
(stop condition generation)
Waiting for stop condition
detection
Slave operation
Page 599 of 870
2
C BUS