UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 368

• Manufacturer Part Number: UPD70F3740GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3740GC-UEU-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
TQ0IOC0
TQ0IOC1
(c) TMQ0 I/O control register 0 (TQ0IOC0)
(d) TMQ0 I/O control register 1 (TQ0IOC1)
TQ0OL3
TQ0IS7
0/1
0/1
TQ0OE3 TQ0OL2 TQ0OE2
TQ0IS6
0/1
0/1
Figure 8-31. Register Setting in Free-Running Timer Mode (2/3)
TQ0IS5
0/1
0/1
TQ0IS4
0/1
0/1
TQ0OL1
TQ0IS3
CHAPTRER 8 16-BIT TIMER/EVENT COUNTER Q (TMQ)
0/1
0/1
TQ0OE1 TQ0OL0 TQ0OE0
TQ0IS2
0/1
0/1
TQ0IS1
0/1
0/1
TQ0IS0
0/1
0/1
0: Disable TOQ00 pin output
1: Enable TOQ00 pin output
Setting of output level with
operation of TOQ00 pin disabled
0: Low level
1: High level
0: Disable TOQ01 pin output
1: Enable TOQ01 pin output
Setting of output level with
operation of TOQ01 pin
disabled
0: Low level
1: High level
Select valid edge
of TIQ00 pin input
Select valid edge
of TIQ01 pin input
0: Disable TOQ02 pin output
1: Enable TOQ02 pin output
Setting of output level with
operation of TOQ02 pin
disabled
0: Low level
1: High level
0: Disable TOQ03 pin output
1: Enable TOQ03 pin output
Setting of output level with
operation of TOQ03 pin
disabled
0: Low level
1: High level
Select valid edge
of TIQ02 pin input
Select valid edge
of TIQ03 pin input
Page 352 of 870