UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 865

no-image

UPD70F3740GC-UEU-AX

Manufacturer Part Number
UPD70F3740GC-UEU-AX
Description
MCU 32BIT V850ES/JX3 100-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3r
Datasheet

Specifications of UPD70F3740GC-UEU-AX

Core Processor
RISC
Core Size
32-Bit
Speed
32MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
84
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3740GC-UEU-AX
Manufacturer:
NEC
Quantity:
300
Part Number:
UPD70F3740GC-UEU-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD70F3740GC-UEU-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
V850ES/JG3
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
A/D
converter
Function
External trigger
mode
Timer trigger
mode
When A/D
converter is not
used
Input range of
ANI0 to ANI11
pins
Countermeasures
against noise
Alternate I/O
Interrupt request
flag (ADIF)
AV
REF0
Details of
Function
pin
To select the external trigger mode, set the high-speed conversion mode. Do not
input a trigger during stabilization time that is inserted once after the A/D
conversion operation is enabled (ADA0M0.ADA0CE bit = 1).
To select the timer trigger mode, set the high-speed conversion mode. Do not
input a trigger during stabilization time that is inserted once after the A/D
conversion operation is enabled (ADA0M0.ADA0CE bit = 1).
When the A/D converter is not used, the power consumption can be reduced by
clearing the ADA0M0.ADA0CE bit to 0.
Input the voltage within the specified range to the ANI0 to ANI11 pins. If a voltage
equal to or higher than AV
range of the absolute maximum ratings) is input to any of these pins, the
conversion value of that channel is undefined, and the conversion value of the
other channels may also be affected.
To maintain the 10-bit resolution, the ANI0 to ANI11 pins must be effectively
protected from noise. The influence of noise increases as the output impedance
of the analog input source becomes higher. To lower the noise, connecting an
external capacitor as shown in Figure 13-12 is recommended.
The analog input pins (ANI0 to ANI11) function alternately as port pins. When
selecting one of the ANI0 to ANI11 pins to execute A/D conversion, do not
execute an instruction to read an input port or write to an output port during
conversion as the conversion resolution may drop.
Also the conversion resolution may drop at the pins set as output port pins during
A/D conversion if the output current fluctuates due to the effect of the external
circuit connected to the port pins.
If a digital pulse is applied to a pin adjacent to the pin whose input signal is being
converted, the A/D conversion value may not be as expected due to the influence
of coupling noise. Therefore, do not apply a pulse to a pin adjacent to the pin
undergoing A/D conversion.
The interrupt request flag (ADIF) is not cleared even if the contents of the ADA0S
register are changed. If the analog input pin is changed during A/D conversion,
therefore, the result of converting the previously selected analog input signal may
be stored and the conversion end interrupt request flag may be set immediately
before the ADA0S register is rewritten. If the ADIF flag is read immediately after
the ADA0S register is rewritten, the ADIF flag may be set even though the A/D
conversion of the newly selected analog input pin has not been completed. When
A/D conversion is stopped, clear the ADIF flag before resuming conversion.
(a) The AV
(b) The AV
(c) If the source supplying power to the AV
supplies power to the alternate-function ports. In an application where a
backup power supply is used, be sure to supply the same voltage as V
the AV
If the source supplying power to the AV
power supply has a low current supply capability, the reference voltage may
fluctuate due to the current that flows during conversion (especially,
immediately after the conversion operation enable bit ADA0CE has been set
to 1). As a result, the conversion accuracy may drop. To avoid this, it is
recommended to connect a capacitor across the AV
suppress the reference voltage fluctuation as shown in Figure 13-15.
example, because of insertion of a diode), the voltage when conversion is
enabled may be lower than the voltage when conversion is stopped, because
of a voltage drop caused by the A/D conversion current.
REF0
REF0
REF0
pin as shown in Figure 13-15.
pin is used as the power supply pin of the A/D converter and also
pin is also used as the reference voltage pin of the A/D converter.
REF0
or equal to or lower than AV
Cautions
REF0
REF0
pin has a high impedance or if the
pin has a high DC resistance (for
APPENDIX E LIST OF CAUTIONS
REF0
SS
and AV
(even within the
SS
pins to
DD
to
Page 849 of 870
p. 423
p. 424
p. 434
p. 434
p. 434
p. 434
p. 435
p. 436
Page
(16/36)

Related parts for UPD70F3740GC-UEU-AX