UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 861

• Manufacturer Part Number: UPD70F3740GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3740GC-UEU-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
16-bit
interval
timer M
(TMM)
Watch
timer
functions
Watchdog
timer 2
function
Function
TM0CTL0
register
Operation in
interval timer
mode
Count start
TM0CMP0,
TM0CTL0
registers
PRSM0 register
PRSCM0
register
WTM register
Cautions
Default-start
watchdog timer
WDTM2 register
Details of
Function
Set the TM0CKS2 to TM0CKS0 bits when TM0CE bit = 0.
When changing the value of TM0CE from 0 to 1, it is not possible to set the value
of the TM0CKS2 to TM0CKS0 bits simultaneously.
Be sure to clear bits 3 to 6 to “0”.
Do not set the TM0CMP0 register to FFFFH.
It takes the 16-bit counter up to the following time to start counting after the
TM0CTL0.TM0CE bit is set to 1, depending on the count clock selected.
Rewriting the TM0CMP0 and TM0CTL0 registers is prohibited while TMM0 is
operating.
If these registers are rewritten while the TM0CE bit is 1, the operation cannot be
guaranteed.
If they are rewritten by mistake, clear the TM0CTL0.TM0CE bit to 0, and re-set
the registers.
Do not change the values of the BGCS00 and BGCS01 bits during watch timer
operation.
Set the PRSM0 register before setting the BGCE0 bit to 1.
Set the PRSM0 and PRSCM0 registers according to the main clock frequency
that is used so as to obtain an f
Do not rewrite the PRSCM0 register during watch timer operation.
Set the PRSCM0 register before setting the PRSM0.BGCE0 bit to 1.
Set the PRSM0 and PRSCM0 registers according to the main clock frequency
that is used so as to obtain an f
Rewrite the WTM2 to WTM7 bits while both the WTM0 and WTM1 bits are 0.
Some time is required before the first watch timer interrupt request signal
(INTWT) is generated after operation is enabled (WTM.WTM1 and WTM.WTM0
bits = 1).
It takes 0.515625 seconds (max.) for the first INTWT signal to be generated (2
1/32768 = 0.015625 seconds longer (max.)).
The INTWT signal is then generated every 0.5 seconds.
Watchdog timer 2 automatically starts in the reset mode following reset release.
When watchdog timer 2 is not used, either stop its operation before reset is
executed via this function, or clear watchdog timer 2 once and stop it within the
next interval time.
Also, write to the WDTM2 register for verification purposes only once, even if the
default settings (reset mode, interval time: f
For the non-maskable interrupt servicing due to a non-maskable interrupt request
signal (INTWDT2), see 19.2.2 (2) From INTWDT2 signal.
Accessing the WDTM2 register is prohibited in the following statuses. For details,
see 3.4.8 (2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is
• When the CPU operates with the internal oscillation clock
For details of the WDCS20 to WDCS24 bits, see Table 11-2 Watchdog Timer 2
Clock Selection.
Although watchdog timer 2 can be stopped just by stopping the operation of the
internal oscillator, clear the WDTM2 register to 00H to securely stop the timer (to
avoid selection of the main clock or subclock due to an erroneous write
operation).
stopped
BRG
BRG
frequency of 32.768 kHz.
frequency of 32.768 kHz.
Cautions
R
/2
19
) do not need to be changed.
APPENDIX E LIST OF CAUTIONS
9
Page 845 of 870
×
p. 378
p. 378
pp.
379, 382
p. 383
p. 383
p. 387
p. 387
p. 387
p. 388
p. 388
p. 388
p. 390
p. 393
p. 393
p. 394
p. 394
p. 396
p. 396
p. 396
Page
(12/36)