UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 760

no-image

UPD70F3740GC-UEU-AX

Manufacturer Part Number
UPD70F3740GC-UEU-AX
Description
MCU 32BIT V850ES/JX3 100-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3r
Datasheet

Specifications of UPD70F3740GC-UEU-AX

Core Processor
RISC
Core Size
32-Bit
Speed
32MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
84
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3740GC-UEU-AX
Manufacturer:
NEC
Quantity:
300
Part Number:
UPD70F3740GC-UEU-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD70F3740GC-UEU-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
V850ES/JG3
27.5.4 Flash functions
27.5.5 Pin processing
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
(1) FLMD0 pin
Caution Make sure that the FLMD0 pin is at 0 V when reset is released.
The FLMD0 pin is used to set the operation mode when reset is released and to protect the flash memory from
being written during self rewriting. It is therefore necessary to keep the voltage applied to the FLMD0 pin at 0 V
when reset is released and a normal operation is executed. It is also necessary to apply a voltage of V
the FLMD0 pin during the self programming mode period via port control before the memory is rewritten.
When self programming has been completed, the voltage on the FLMD0 pin must be returned to 0 V.
FlashInit
FlashEnv
FlashFLMDCheck
FlashStatusCheck
FlashBlockErase
FlashWordWrite
FlashBlockIVerify
FlashBlockBlankCheck
FlashSetInfo
FlashGetInfo
FlashBootSwap
Function Name
RESET signal
FLMD0 pin
Figure 27-18. Mode Change Timing
Table 27-10. Flash Function List
Flash environment start/end
Block erase
Internal verification of block
Blank check of block
Flash information setting
Self-programming library initialization
FLMD pin check
Hardware processing execution status check
Data write
Flash information acquisition
Boot swap execution
V
V
0 V
0 V
DD
DD
operation mode
Normal
Self programming mode
Outline
operation mode
Normal
CHAPTER 27 FLASH MEMORY
Support
Page 744 of 870
DD
level to

Related parts for UPD70F3740GC-UEU-AX