UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 259

• Manufacturer Part Number: UPD70F3740GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3740GC-UEU-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
TPnCTL0
TPnCTL1
TPnIOC0
• When TPnOL1 bit = 0
(a) TMPn control register 0 (TPnCTL0)
(b) TMPn control register 1 (TPnCTL1)
(c) TMPn I/O control register 0 (TPnIOC0)
TOPn1 pin output
Notes 1. The setting is invalid when the TPnCTL1.TPnEEE bit = 1.
16-bit counter
TPnCE
0/1
0
0
2. Clear this bit to 0 when the TOPn0 pin is not used in the PWM output mode.
TPnEST
Figure 7-26. Register Setting for Operation in PWM Output Mode (1/2)
0
0
0
TPnEEE
0/1
0
0
0
0
0
TPnOL1
CHAPTRER 7 16-BIT TIMER/EVENT COUNTER P (TMP)
0/1
0
0
TPnCKS2 TPnCKS1 TPnCKS0
TPnOE1 TPnOL0
TPnMD2 TPnMD1 TPnMD0
• When TPnOL1 bit = 1
0/1
0/1
1
TOPn1 pin output
16-bit counter
0/1
0/1
Note 2
0
TPnOE0
0/1
0/1
Note 2
0
1, 0, 0:
PWM output mode
0: Disable TOPn0 pin output
1: Enable TOPn0 pin output
Setting of output level while
operation of TOPn0 pin is disabled
0: Low level
1: High level
0: Disable TOPn1 pin output
1: Enable TOPn1 pin output
Specifies active level of TOPn1
pin output
0: Active-high
1: Active-low
0: Operate on count clock
1: Count external event
Select count clock
0: Stop counting
1: Enable counting
selected by TPnCKS0 to
TPnCKS2 bits
input signal
Note 1
Page 243 of 870