UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 614

• Manufacturer Part Number: UPD70F3740GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3740GC-UEU-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3
17.16.1 Master operation in single master system
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
Note Release the I
Remarks 1. For the transmission and reception formats, conform to the specifications of the product in
in communication.
For example, when the EEPROM
and output clock pulses from that output port until when the SDA0n pin is constantly high level.
2. n = 0 to 2, m = 0, 1
communication.
2
C0n bus (SCL0n, SDA0n pins = high level) in conformity with the specifications of the product
No
No
Figure 17-18. Master Operation in Single Master System
ACKEn = WTIMn = SPIEn = 1
Set STCENn, IICRSVn = 0
Transfer completed?
Initialize I
interrupt occurred?
interrupt occurred?
interrupt occurred?
OCKSm ← XXH
IICCLn ← XXH
SVAn ← XXH
IICCn ← XXH
STCENn = 1?
IICXn ← 0XH
IICFn ← 0XH
ACKDn = 1?
ACKDn = 1?
Restarted?
TRCn = 1?
Write IICn
Write IICn
Set ports
IICEn = 1
SPTn = 1
STTn = 1
INTIICn
INTIICn
INTIICn
START
2
C bus
No
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Yes
Note
TM
outputs a low level to the SDA0n pin, set the SCL0n pin to the output port
Yes
Waiting for stop condition detection
No
No
No
No
No
No
Communication start preparation
(stop condition generation)
Refer to Table 4-15 Settings When Port Pins Are Used for Alternate Functions
to set the I
Transfer clock selection
Local address setting
Start condition setting
Communication start preparation
(start condition generation)
Communication start
(address, transfer direction specification)
Waiting for ACK detection
Transmission start
Waiting for data transmission
SPTn = 1
2
END
C mode before this function is used.
WTIMn = WRELn = 1
Transfer completed?
interrupt occurred?
interrupt occurred?
WRELn = 1
ACKEn = 1
WTIMn = 0
ACKEn = 0
Read IICn
INTIICn
INTIICn
Yes
Yes
Yes
No
No
No
Reception start
Waiting for
data reception
Waiting for ACK detection
CHAPTER 17 I
Page 598 of 870
2
C BUS