UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 846

• Manufacturer Part Number: UPD70F3740GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3740GC-UEU-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
OR
ORI
PREPARE
RETI
SAR
SASF
SATADD
SATSUB
SATSUBI
SATSUBR reg1,reg2
SETF
Mnemonic
reg1,reg2
imm16,reg1,reg2
list12,imm5
list12,imm5,
sp/imm
reg1,reg2
imm5,reg2
cccc,reg2
reg1,reg2
imm5,reg2
reg1,reg2
imm16,reg1,reg2
cccc,reg2
Operand
Note 15
r r rr r0 01 00 0 RRRRR GR[reg2]←GR[reg2]OR GR[reg1]
r r rr r1 10 10 0 RRRRR
i i i i i i i i i i i i i i i i
0 0 0 0 0 1 1 1 1 0 i i i i i L
LLLLLLLLLLL00001
0 0 0 0 0 1 1 1 1 0 i i i i i L
L L L L L L L L L L L f f 0 1 1
imm16/imm32
0000011111100000
0000000101000000
r r rr r1 11 11 1 RRRRR
0000000010100000
r r r r r 0 1 0 1 0 1 i i i i i
r r r r r 1 1 1 1 1 1 0 c c c c
0000001000000000
r r rr r0 00 11 0 RRRRR GR[reg2]←saturated(GR[reg2]+GR[reg1])
r r r r r 0 1 0 0 0 1 i i i i i
r r rr r0 00 10 1 RRRRR GR[reg2]←saturated(GR[reg2]–GR[reg1])
r r rr r1 10 01 1 RRRRR
i i i i i i i i i i i i i i i i
r r rr r0 00 10 0 RRRRR GR[reg2]←saturated(GR[reg1]–GR[reg2])
r r r r r 1 1 1 1 1 1 0 c c c c
0000000000000000
Opcode
Note 16
GR[reg2]←GR[reg1]OR zero-extend(imm16)
Store-memory(sp–4,GR[reg in list12],Word)
sp←sp–4
repeat 1 step above until all regs in list12 is stored
sp←sp-zero-extend(imm5)
Store-memory(sp–4,GR[reg in list12],Word)
sp←sp+4
repeat 1 step above until all regs in list12 is stored
sp←sp-zero-extend (imm5)
ep←sp/imm
if PSW.EP=1
then PC
else if PSW.NP=1
GR[reg2]←GR[reg2]arithmetically shift right
by GR[reg1]
GR[reg2]←GR[reg2]arithmetically shift right
by zero-extend (imm5)
if conditions are satisfied
then GR[reg2]←(GR[reg2]Logically shift left by 1)
OR 00000001H
else GR[reg2]←(GR[reg2]Logically shift left by 1)
OR 00000000H
GR[reg2]←saturated(GR[reg2]+sign-extend(imm5)
GR[reg2]←saturated(GR[reg1]–sign-extend(imm16)
If conditions are satisfied
then GR[reg2]←00000001H
else GR[reg2]←00000000H
PSW ←EIPSW
then
else
←EIPC
PC
PSW ←FEPSW
PC
PSW ←EIPSW
←FEPC
←EIPC
Operation
APPENDIX D INSTRUCTION SET LIST
n+1
Note 4
n+2
Note 4
Note 17
1
1
3
1
1
1
1
1
1
1
1
1
Execution
i
Clock
Note 4
Note 4
Note 17
n+1
n+2
1
1
3
1
1
1
1
1
1
1
1
1
r
Note 17
n+1
Note 4
n+2
Note 4
3
1
1
1
1
1
1
1
1
1
1
1
l
CY OV S
R
×
×
×
×
×
×
×
R
0
0
0
0
×
×
×
×
×
Page 830 of 870
Flags
R
×
×
×
×
×
×
×
×
×
Z SAT
R
×
×
×
×
×
×
×
×
×
R
×
×
×
×
×
(4/6)