UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 681

• Manufacturer Part Number: UPD70F3740GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3r

Specifications of UPD70F3740GC-UEU-AX

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 32MHz
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 84
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 40K x 8
• Voltage - Supply (vcc/vdd): 2.85 V ~ 3.6 V
• Data Converters: A/D 12x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

V850ES/JG3
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
(1) External interrupt falling, rising edge specification register 0 (INTF0, INTR0)
Remark
The INTF0 and INTR0 registers are 8-bit registers that specify detection of the falling and rising edges of the NMI
pin via bit 2 and the external interrupt pins (INTP0 to INTP3) via bits 3 to 6.
These registers can be read or written in 8-bit or 1-bit units.
Reset sets these registers to 00H.
Caution When the function is changed from the external interrupt function (alternate function) to the port
Caution Be sure to clear the INTF0n and INTR0n bits to 00 when these registers are not used as the NMI
Remark
INTF0n
For how to specify a valid edge, see Table 19-3.
function, an edge may be detected. Therefore, clear the INTF0n and INTR0n bits to 00, and then
set the port mode.
or INTP0 to INTP3 pins.
n = 2:
n = 3 to 6: Control of INTP0 to INTP3 pins
INTR0
0
0
1
1
INTF0
After reset: 00H
Control of NMI pin
INTR0n
0
0
0
1
0
1
R/W
INTF06
INTR06
INTP3
INTP3
Table 19-3. Valid Edge Specification
CHAPTER 19 INTERRUPT/EXCEPTION PROCESSING FUNCTION
No edge detected
Rising edge
Falling edge
Both rising and falling edges
Address: INTF0 FFFFFC00H, INTR0 FFFFFC20H
INTF05
INTR05
INTP2
INTP2
INTF04
INTR04
INTP1
INTP1
Valid Edge Specification (n = 2 to 6)
INTF03
INTR03
INTP0
INTP0
INTF02
INTR02
NMI
NMI
0
0
0
0
Page 665 of 870