UPD70F3740GC-UEU-AX Renesas Electronics America, UPD70F3740GC-UEU-AX Datasheet - Page 427

no-image

UPD70F3740GC-UEU-AX

Manufacturer Part Number
UPD70F3740GC-UEU-AX
Description
MCU 32BIT V850ES/JX3 100-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3r
Datasheet

Specifications of UPD70F3740GC-UEU-AX

Core Processor
RISC
Core Size
32-Bit
Speed
32MHz
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
84
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
40K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3740GC-UEU-AX
Manufacturer:
NEC
Quantity:
300
Part Number:
UPD70F3740GC-UEU-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD70F3740GC-UEU-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
V850ES/JG3
R01UH0015EJ0300 Rev.3.00
Sep 30, 2010
Cautions 1. Accessing the ADA0M0 register is prohibited in the following statuses. For details, see
2. A write operation to bit 0 is ignored.
3. Changing the ADA0M1.ADA0FR2 to ADA0M1.ADA0FR0 bits is prohibited while A/D
4. When writing data to the ADA0M0, ADA0M2, ADA0S, ADA0PFM, or ADA0PFT register in
5. To select the external trigger mode/timer trigger mode (ADA0TMD bit = 1), set the high-
6. When not using the A/D converter, stop the operation by setting the ADA0CE bit to 0 to
3.4.8 (2) Accessing specific on-chip peripheral I/O registers.
• When the CPU operates with the subclock and the main clock oscillation is stopped
• When the CPU operates with the internal oscillation clock
conversion is enabled (ADA0CE bit = 1).
the following modes, stop the A/D conversion by clearing the ADA0CE bit to 0. After the
data is written to the register, enable the A/D conversion again by setting the ADA0CE bit
to 1.
If the ADA0M0, ADA0M2, ADA0S, ADA0PFM, and ADA0PFT registers are written in the
other modes during A/D conversion (ADA0EF bit = 1), the following will be performed
according to the mode.
speed conversion mode (ADA0M1.ADA0HS1 bit = 1).
stabilization time that is inserted once after the A/D conversion operation is enabled
(ADA0CE bit = 1).
reduce the power consumption.
ADA0TMD
ADA0EF
Normal conversion mode
One-shot select mode/one-shot scan mode in high-speed conversion mode
In software trigger mode
A/D conversion is stopped and started again from the beginning.
In hardware trigger mode
A/D conversion is stopped, and the trigger standby status is set.
0
1
0
1
Software trigger mode
External trigger mode/timer trigger mode
A/D conversion stopped
A/D conversion in progress
A/D converter status display
Trigger mode specification
CHAPTER 13 A/D CONVERTER
Do not input a trigger during
Page 411 of 870
(2/2)

Related parts for UPD70F3740GC-UEU-AX