UPD70F3451GC-UBT-A Renesas Electronics America, UPD70F3451GC-UBT-A Datasheet - Page 271

• Manufacturer Part Number: UPD70F3451GC-UBT-A
• Description: MCU 32BIT 128KB FLASH 80LQFP
• Manufacturer: Renesas Electronics America
• Series: V850E/Ix3r

Specifications of UPD70F3451GC-UBT-A

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 64MHz
• Connectivity: CSI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 44
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 5.5 V
• Data Converters: A/D 10x12b, 4x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

(2) PWM output mode operation timing
(a) Changing pulse width during operation
To change the PWM waveform while the counter is operating, write the TAAmCCR1 register last.
Rewrite the TAAmCCRa register after writing the TAAmCCR1 register after the INTTAmCC0 signal is
detected.
To transfer data from the TAAmCCRa register to the CCRa buffer register, the TAAmCCR1 register must
be written.
To change both the cycle and active level width of the PWM waveform at this time, first set the cycle to the
TAAmCCR0 register and then set the active level width to the TAAmCCR1 register.
To change only the cycle of the PWM waveform, first set the cycle to the TAAmCCR0 register, and then
write the same value (same as preset value of the TAAmCCR1 register) to the TAAmCCR1 register.
To change only the active level width (duty factor) of the PWM waveform, only the TAAmCCR1 register has
to be set.
After data is written to the TAAmCCR1 register, the value written to the TAAmCCRa register is transferred
to the CCRa buffer register in synchronization with clearing of the 16-bit counter, and is used as the value
compared with the 16-bit counter.
To write the TAAmCCR0 or TAAmCCR1 register again after writing the TAAmCCR1 register once, do so
after the INTTAmCC0 signal is generated. Otherwise, the value of the CCRa buffer register may become
undefined because the timing of transferring data from the TAAmCCRa register to the CCRa buffer register
conflicts with writing the TAAmCCRa register.
Remark
TAAmCCR0 register
CCR0 buffer register
TAAmCCR1 register
CCR1 buffer register
INTTAmCC0 signal
TOAm1 pin output
16-bit counter
TAAmCE bit
V850E/IF3: m = 2, 4, a = 0, 1
V850E/IG3: m = 2 to 4, a = 0, 1
FFFFH
0000H
CHAPTER 6 16-BIT TIMER/EVENT COUNTER AA (TAA)
D
10
D
D
User’s Manual U18279EJ3V0UD
00
00
D
10
D
D
D
10
10
D
00
00
D
10
D
00
D
D
11
01
D
01
D
11
D
D
D
11
01
11
D
01
269