UPD70F3451GC-UBT-A Renesas Electronics America, UPD70F3451GC-UBT-A Datasheet - Page 679

• Manufacturer Part Number: UPD70F3451GC-UBT-A
• Description: MCU 32BIT 128KB FLASH 80LQFP
• Manufacturer: Renesas Electronics America
• Series: V850E/Ix3r

Specifications of UPD70F3451GC-UBT-A

• Core Processor: RISC
• Core Size: 32-Bit
• Speed: 64MHz
• Connectivity: CSI, I²C, UART/USART
• Peripherals: DMA, LVD, PWM, WDT
• Number Of I /o: 44
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3.5 V ~ 5.5 V
• Data Converters: A/D 10x12b, 4x10b
• Oscillator Type: External
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

(b) Error detection by generation of selection load trigger 1 or 2 during A/D conversion
(c) Error detection by simultaneous generation of selection triggers 1 and 2, and of selection triggers
Selection load trigger 1
Selection load trigger 2
If selection load trigger 1 is generated during A/D conversion that uses selection trigger 1, the
ADnFLG.ADnTERR1 flag is set to 1. A/D conversion and load operation are performed normally.
Similarly, if selection load trigger 2 is generated during A/D conversion that uses selection trigger 2, the
ADnTERR2 flag is set to 1. A/D conversion and load operation are performed normally.
1 and 2, and selection load triggers 1 and 2
If selection triggers 1 and 2 are simultaneously generated, A/D conversion that uses selection trigger 1 is
started and selection trigger 2 is ignored. Therefore, the ADnFLGB.ADnTERRB2 flag is set to 1.
If selection triggers 1 and 2, and selection load triggers 1 and 2 are simultaneously generated, the
ADnFLGB.ADnTERRB2, ADnFLG.ADnTERR1, and ADnFLG.ADnTERR2 flags are set to 1.
conversion by selection trigger 1 and load operation of selection load triggers 1 and 2 are performed
normally. Selection trigger 2 is ignored.
Selection trigger 1
Selection trigger 2
Selection load trigger 1
Selection load trigger 2
TERRB1 flag
TERRB2 flag
ADnCS flag
TERR1 flag
TERR2 flag
Selection trigger 1
Selection trigger 2
TERRB1 flag
TERRB2 flag
ADnCS flag
TERR1 flag
TERR2 flag
L
L
CHAPTER 12 A/D CONVERTERS 0 AND 1
L
User’s Manual U18279EJ3V0UD
677
A/D