UPD70F3451GC-UBT-A Renesas Electronics America, UPD70F3451GC-UBT-A Datasheet - Page 745

no-image

UPD70F3451GC-UBT-A

Manufacturer Part Number
UPD70F3451GC-UBT-A
Description
MCU 32BIT 128KB FLASH 80LQFP
Manufacturer
Renesas Electronics America
Series
V850E/Ix3r
Datasheet

Specifications of UPD70F3451GC-UBT-A

Core Processor
RISC
Core Size
32-Bit
Speed
64MHz
Connectivity
CSI, I²C, UART/USART
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
44
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3.5 V ~ 5.5 V
Data Converters
A/D 10x12b, 4x10b
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3451GC-UBT-A
Manufacturer:
Renesas Electronics America
Quantity:
10 000
(7) Allowable baud rate range during reception
The baud rate error range at the destination that is allowable during reception is shown below.
Caution The baud rate error during reception must be set within the allowable error range using the
As shown in Figure 14-13, the receive data latch timing is determined by the counter set using the UAnCTL2
register following start bit detection. The transmit data can be normally received if up to the last data (stop bit)
can be received in time for this latch timing.
When this is applied to 11-bit reception, the following is the theoretical result.
Remark
FL = (Brate)
Minimum allowable transfer rate: FLmin = 11 × FL −
transfer rate
transfer rate
transfer rate
Maximum
Brate: UARTAn baud rate (n = 0 to 2)
k:
FL:
Latch timing margin: 2 clocks
allowable
allowable
Minimum
UARTAn
following equation.
n = 0 to 2
Set value of UAnCTL2.UAnBRS7 to UAnCTL2.UAnBRS0 bits (n = 0 to 2)
1-bit data length
1
CHAPTER 14 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
Figure 14-13. Allowable Baud Rate Range During Reception
Latch timing
Start bit
Start bit
Start bit
Bit 0
Bit 0
FL
Bit 0
User’s Manual U18279EJ3V0UD
Bit 1
Bit 1
Bit 1
1 data frame (11 × FL)
FLmin
k − 2
2k
FLmax
× FL =
Bit 7
Bit 7
Bit 7
21k + 2
Parity bit
2k
Parity bit
Parity bit
FL
Stop bit
Stop bit
Stop bit
743

Related parts for UPD70F3451GC-UBT-A