TMP92xy26AXBG Toshiba, TMP92xy26AXBG Datasheet - Page 278

no-image

TMP92xy26AXBG

Manufacturer Part Number
TMP92xy26AXBG
Description
Manufacturer
Toshiba
Datasheet

Specifications of TMP92xy26AXBG

Package
FPGA228
Rom Types(m=mask,p=otp, F=flash,e=eeprom)
Romless
Rom Combinations
Romless
Ram Combinations
144/288
Architecture
32-bit CISC
Usb/spi Channels
1/1
Uart/sio Channels
2
I2c/sio Bus Channels
1
(s)dram Controller
1
Adc 10-bit Channel
6
Da Converter
-
Timer 8-bit Channel
8
Timer 16-bit Channel
2
Pwm 8-bit Channels
-
Pwm 16-bit Channels
-
Cs/wait Controller
4
Dual Clock
Y
Number Of I/o Ports
136
Power Supply Voltage(v)
3.0 to 3.6
TA01RUN
(1100H)
TA23RUN
(1108H)
3.12.3
Bit symbol
Read/Write
Reset State
Function
Bit symbol
Read/Write
Reset State
Function
Note: The values of bits 4 to 6 of TA01RUN are “1” when read.
Note: The values of bits 4 to 6 of TA23RUN are “1” when read.
SFR
TA0REG double buffer control
TA3REG double buffer control
Double
buffer
0: Disable
1: Enable
Double
buffer
0: Disable
1: Enable
0
1
0
1
TA0RDE
TA2RDE
R/W
R/W
7
Disable
Enable
7
Disable
Enable
0
0
6
6
Figure 3.12.6 Register for TMRA
TMRA01 RUN Register
TMRA23 RUN Register
92CF26A-276
5
5
4
4
In IDLE2
mode
0: Stop
1: Operate
In IDLE2
mode
0: Stop
1: Operate
I2TA01
I2TA23
3
3
0
0
TMRA01
prescaler
0: Stop and clear
1: Run (Count up)
TMRA23
prescaler
0: Stop and clear
1: Run (Count up)
TA01PRUN
TA23PRUN
2
2
0
0
R/W
R/W
Up counter
(UC1)
Up counter
(UC3)
Count control
Count control
TA3RUN
TA1RUN
0
1
0
1
1
0
1
0
Stop and clear
Run (Count up)
Stop and clear
Run (Count up)
TMP92CF26A
2009-06-25
Up counter
(UC2)
Up counter
(UC0)
TA2RUN
TA0RUN
0
0
0
0

Related parts for TMP92xy26AXBG