MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 104

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Connectivity line devices: reset and clock control (RCC)
7
7.1
7.1.1
104/995
Connectivity line devices: reset and clock control
(RCC)
Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx
microcontrollers where the Flash memory density ranges between 16 and 32 Kbytes.
Medium-density devices are STM32F101xx, STM32F102xx and STM32F103xx
microcontrollers where the Flash memory density ranges between 64 and 128 Kbytes.
High-density devices are STM32F101xx and STM32F103xx microcontrollers where the
Flash memory density ranges between 256 and 512 Kbytes.
Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers.
This Section applies to all connectivity line devices, unless otherwise specified.
Reset
There are three types of reset, defined as system Reset, power Reset and backup domain
Reset.
System reset
A system reset sets all registers to their reset values except the reset flags in the clock
controller CSR register and the registers in the Backup domain (see
A system reset is generated when one of the following events occurs:
1.
2.
3.
4.
5.
The reset source can be identified by checking the reset flags in the Control/Status register,
RCC_CSR (see
Software reset
The SYSRESETREQ bit in Cortex™-M3 Application Interrupt and Reset Control Register
must be set to force a software reset on the device. Refer to the Cortex™-M3 technical
reference manual for more details.
A low level on the NRST pin (external reset)
Window watchdog end of count condition (WWDG reset)
Independent watchdog end of count condition (IWDG reset)
A software reset (SW reset) (see
Low-power management reset (see
Section 7.3.10: Control/status register
Doc ID 13902 Rev 9
Section : Software
Section : Low-power management
(RCC_CSR)).
reset)
Figure
4).
reset)
RM0008