MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 369

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

RM0008
Note:
14.4.10
15
rw
14
rw
Bits 15:0 CNT[15:0]: Counter value
Bits 3:2 Reserved, always read as 0.
Table 77.
The state of the external I/O pins connected to the standard OCx channels depends on the
OCx channel state and the GPIO and AFIO registers.
TIMx counter (TIMx_CNT)
Address offset: 0x24
Reset value: 0x0000
Bit 4 CC2E: Capture/Compare 2 output enable
Bit 1 CC1P: Capture/Compare 1 output polarity
Bit 0 CC1E: Capture/Compare 1 output enable
13
rw
CCxE bit
0
1
refer to CC1E description
CC1 channel configured as output:
0: OC1 active high.
1: OC1 active low.
CC1 channel configured as input:
This bit selects whether IC1 or IC1 is used for trigger or capture operations.
0: non-inverted: capture is done on a rising edge of IC1. When used as external trigger, IC1
is non-inverted.
1: inverted: capture is done on a falling edge of IC1. When used as external trigger, IC1 is
inverted.
CC1 channel configured as output:
0: Off - OC1 is not active.
1: On - OC1 signal is output on the corresponding output pin.
CC1 channel configured as input:
This bit determines if a capture of the counter value can actually be done into the input
capture/compare register 1 (TIMx_CCR1) or not.
0: Capture disabled.
1: Capture enabled.
12
rw
Output control bit for standard OCx channels
11
rw
OCx output state
Output Disabled (OCx=0, OCx_EN=0)
OCx=OCxREF + Polarity, OCx_EN=1
10
rw
rw
9
Doc ID 13902 Rev 9
rw
8
CNT[15:0]
rw
7
rw
6
rw
5
General-purpose timer (TIMx)
rw
4
rw
3
rw
2
rw
1
369/995
rw
0