MCBSTM32EXL Keil, MCBSTM32EXL Datasheet - Page 302

• Manufacturer Part Number: MCBSTM32EXL
• Description: BOARD EVALUATION FOR STM32F103ZE
• Manufacturer: Keil

Specifications of MCBSTM32EXL

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Advanced-control timers (TIM1&TIM8)
13.4.6
302/995
15
14
Bits 15:8 Reserved, always read as 0.
TIM1&TIM8 event generation register (TIMx_EGR)
Address offset: 0x14
Reset value: 0x0000
Bit 7 BG: Break generation
Bit 2 CC2IF: Capture/Compare 2 interrupt flag
Bit 1 CC1IF: Capture/Compare 1 interrupt flag
Bit 0 UIF: Update interrupt flag
13
This bit is set by software in order to generate an event, it is automatically cleared by
hardware.
0: No action.
1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or
DMA transfer can occur if enabled.
refer to CC1IF description
If channel CC1 is configured as output:
This flag is set by hardware when the counter matches the compare value, with some
exception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register
description). It is cleared by software.
0: No match.
1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register.
When the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF
bit goes high on the counter overflow (in upcounting and up/down-counting modes) or
underflow (in downcounting mode)
If channel CC1 is configured as input:
This bit is set by hardware on a capture. It is cleared by software or by reading the
TIMx_CCR1 register.
0: No input capture occurred
1: The counter value has been captured in TIMx_CCR1 register (An edge has been
detected on IC1 which matches the selected polarity)
This bit is set by hardware on an update event. It is cleared by software.
0: No update occurred.
1: Update interrupt pending. This bit is set by hardware when the registers are updated:
12
Reserved
–At overflow or underflow regarding the repetition counter value (update if repetition
–When CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0
–When CNT is reinitialized by a trigger event (refer to
counter = 0) and if the UDIS=0 in the TIMx_CR1 register.
and UDIS=0 in the TIMx_CR1 register.
mode control register
11
10
9
Doc ID 13902 Rev 9
(TIMx_SMCR)), if URS=0 and UDIS=0 in the TIMx_CR1 register.
8
BG
w
7
TG
w
6
COMG
w
5
Section 13.4.3: TIM1&TIM8 slave
CC4G
w
4
CC3G
w
3
CC2G
w
2
CC1G
w
1
RM0008
UG
w
0